{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:11:24Z","timestamp":1781885484314,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,23]],"date-time":"2019-06-23T00:00:00Z","timestamp":1561248000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,23]]},"DOI":"10.1145\/3337167.3337175","type":"proceedings-article","created":{"date-parts":[[2019,6,24]],"date-time":"2019-06-24T13:52:32Z","timestamp":1561384352000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":55,"title":["Security Analysis of Processor Instruction Set Architecture for Enforcing Control-Flow Integrity"],"prefix":"10.1145","author":[{"given":"Vedvyas","family":"Shanbhogue","sequence":"first","affiliation":[{"name":"Intel Corporation, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deepak","family":"Gupta","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ravi","family":"Sahita","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel\u00ae 64 and IA-32 Architectures Software Developer Manuals. https:\/\/software.intel.com\/en-us\/articles\/intel-sdm  Intel\u00ae 64 and IA-32 Architectures Software Developer Manuals. https:\/\/software.intel.com\/en-us\/articles\/intel-sdm"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133375.2133377"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1966913.1966919"},{"key":"e_1_3_2_1_4_1","volume-title":"23rd USENIX Security Symposium (USENIX Security 14)","author":"Carlini N."},{"key":"e_1_3_2_1_5_1","unstructured":"Systems and security services analysis office. 2015. Hardware Control Flow Integrity (CFI) for an IT ecosystem. https:\/\/github.com\/iadgov\/Control-Flow-Integrity\/tree\/master\/paper.  Systems and security services analysis office. 2015. Hardware Control Flow Integrity (CFI) for an IT ecosystem. https:\/\/github.com\/iadgov\/Control-Flow-Integrity\/tree\/master\/paper."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1609956.1609960"},{"key":"e_1_3_2_1_7_1","unstructured":"Control Flow Guard. https:\/\/msdn.microsoft.com\/en-us\/library\/windows\/desktop\/mt637065(v=vs.85).aspx  Control Flow Guard. https:\/\/msdn.microsoft.com\/en-us\/library\/windows\/desktop\/mt637065(v=vs.85).aspx"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714576.2714635"},{"key":"e_1_3_2_1_9_1","unstructured":"M. Zhang and R. Sekar. 2013. Control Flow Integrity for COTS Binaries. In USENIX Security.   M. Zhang and R. Sekar. 2013. Control Flow Integrity for COTS Binaries. In USENIX Security."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf.  Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_3_2_1_11_1","unstructured":"A. Oikonomopoulos C. Giuffrida E. Athanasopoulos and H. Bos. 2016. Poking holes into information hiding. In USENIX SEC.  A. Oikonomopoulos C. Giuffrida E. Athanasopoulos and H. Bos. 2016. Poking holes into information hiding. In USENIX SEC."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596656"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST '17)","author":"Theodorides M."},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the International Conference on Security in Pervasive Computing","author":"Lee R. B."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.51"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1102120.1102165"},{"key":"e_1_3_2_1_17_1","volume-title":"USENIX conference on Security.","author":"Tice C."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866370"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866370"},{"key":"e_1_3_2_1_20_1","volume-title":"RAP: RIP ROP https:\/\/pax.grsecurity.net\/docs\/PaXTeam-H2HC15-RAP-RIP-ROP.pdf","author":"Team X","year":"2015"},{"key":"e_1_3_2_1_21_1","unstructured":"Salwan J. Ropgadget https:\/\/github.com\/JonathanSalwan\/ROPgadget  Salwan J. Ropgadget https:\/\/github.com\/JonathanSalwan\/ROPgadget"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.60"},{"key":"e_1_3_2_1_23_1","unstructured":"Pointer Authentication on ARMv8.3. https:\/\/www.qualcomm.com\/media\/documents\/files\/whitepaper-pointer-authentication-on-armv8-3.pdf  Pointer Authentication on ARMv8.3. https:\/\/www.qualcomm.com\/media\/documents\/files\/whitepaper-pointer-authentication-on-armv8-3.pdf"},{"key":"e_1_3_2_1_24_1","unstructured":"Mashtizadeh A. J. Bittau A. Mazieres D. and Boneh D. 2014. Cryptographically enforced control flow integrity. In arXiv:1408.1451{cs.CR}.  Mashtizadeh A. J. Bittau A. Mazieres D. and Boneh D. 2014. Cryptographically enforced control flow integrity. In arXiv:1408.1451{cs.CR}."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2685048.2685061"},{"key":"e_1_3_2_1_26_1","volume-title":"In Proceedings of the 40th IEEE Symposium on Security and Privacy.","author":"Kocher Paul","year":"2019"},{"key":"e_1_3_2_1_27_1","unstructured":"Intel\u00ae Control-flow Enforcement Technology Preview document. https:\/\/software.intel.com\/sites\/default\/files\/managed\/4d\/2a\/control-flow-enforcement-technology-preview.pdf  Intel\u00ae Control-flow Enforcement Technology Preview document. https:\/\/software.intel.com\/sites\/default\/files\/managed\/4d\/2a\/control-flow-enforcement-technology-preview.pdf"}],"event":{"name":"HASP '19: Workshop on Hardware and Architectural Support for Security and Privacy","location":"Phoenix AZ USA","acronym":"HASP '19"},"container-title":["Proceedings of the 8th International Workshop on Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337167.3337175","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337167.3337175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:04Z","timestamp":1750199584000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337167.3337175"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,23]]},"references-count":27,"alternative-id":["10.1145\/3337167.3337175","10.1145\/3337167"],"URL":"https:\/\/doi.org\/10.1145\/3337167.3337175","relation":{},"subject":[],"published":{"date-parts":[[2019,6,23]]},"assertion":[{"value":"2019-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}