{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:27Z","timestamp":1750220967774,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T00:00:00Z","timestamp":1559779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,6]]},"DOI":"10.1145\/3337801.3337803","type":"proceedings-article","created":{"date-parts":[[2019,7,12]],"date-time":"2019-07-12T19:04:37Z","timestamp":1562958277000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Instruction Fetch Architecture for a RISC-V Soft Processor on an FPGA"],"prefix":"10.1145","author":[{"given":"Hiromu","family":"Miyazaki","sequence":"first","affiliation":[{"name":"School of Computing, Tokyo Institute of Technology, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junya","family":"Miura","sequence":"additional","affiliation":[{"name":"School of Computing, Tokyo Institute of Technology, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Kise","sequence":"additional","affiliation":[{"name":"School of Computing, Tokyo Institute of Technology, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"RISC-V Foundation. 2019. RISC-V Foundation | Instruction Set Architecture (ISA). https:\/\/riscv.org\/.  RISC-V Foundation. 2019. RISC-V Foundation | Instruction Set Architecture (ISA). https:\/\/riscv.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"RISC-V Foundation. 2019. Spike a RISC-V ISA Simulator. https:\/\/github.com\/riscv\/riscv-isa-sim.  RISC-V Foundation. 2019. Spike a RISC-V ISA Simulator. https:\/\/github.com\/riscv\/riscv-isa-sim."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel. 2018. Nios II Processor Reference Guide.  Intel. 2018. Nios II Processor Reference Guide."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780767"},{"key":"e_1_3_2_1_6_1","volume-title":"Hennessy","author":"Patterson David A.","year":"2017","unstructured":"David A. Patterson and John L . Hennessy . 2017 . Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Morgan Kaufmann . David A. Patterson and John L. Hennessy. 2017. Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Morgan Kaufmann."},{"key":"e_1_3_2_1_7_1","unstructured":"Standard Performance Evaluation Corporation. 1995. SPEC CINT95 Benchmarks. https:\/\/www.spec.org\/cpu95\/CINT95\/.  Standard Performance Evaluation Corporation. 1995. SPEC CINT95 Benchmarks. https:\/\/www.spec.org\/cpu95\/CINT95\/."},{"key":"e_1_3_2_1_8_1","volume-title":"Document Version 2.2","author":"Waterman Andrew","year":"2017","unstructured":"Andrew Waterman and Krste Asanovi\u0107 . 2017. The RISC-V Instruction Set Manual Volume I: User-Level ISA , Document Version 2.2 . RISC-V Foundation . https:\/\/content.riscv.org\/wp-content\/uploads\/ 2017 \/05\/riscv-spec-v2.2.pdf Andrew Waterman and Krste Asanovi\u0107. 2017. The RISC-V Instruction Set Manual Volume I: User-Level ISA, Document Version 2.2. RISC-V Foundation. https:\/\/content.riscv.org\/wp-content\/uploads\/2017\/05\/riscv-spec-v2.2.pdf"},{"key":"e_1_3_2_1_9_1","unstructured":"Xilinx. 2018. MicroBlaze Processor Reference Guide (v2018.2 ed.).  Xilinx. 2018. MicroBlaze Processor Reference Guide (v2018.2 ed.)."}],"event":{"name":"HEART 2019: The 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","acronym":"HEART 2019","location":"Nagasaki Japan"},"container-title":["Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337801.3337803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337801.3337803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:25Z","timestamp":1750204465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337801.3337803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,6]]},"references-count":8,"alternative-id":["10.1145\/3337801.3337803","10.1145\/3337801"],"URL":"https:\/\/doi.org\/10.1145\/3337801.3337803","relation":{},"subject":[],"published":{"date-parts":[[2019,6,6]]},"assertion":[{"value":"2019-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}