{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T10:38:17Z","timestamp":1753180697099,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T00:00:00Z","timestamp":1559779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,6]]},"DOI":"10.1145\/3337801.3337805","type":"proceedings-article","created":{"date-parts":[[2019,7,12]],"date-time":"2019-07-12T19:04:37Z","timestamp":1562958277000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["The Evaluation of Partial Reconfiguration for a Multi-board FPGA System FiCSW"],"prefix":"10.1145","author":[{"given":"Miho","family":"Yamakura","sequence":"first","affiliation":[{"name":"Keio University, Hiyoshi, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuei","family":"Hironaka","sequence":"additional","affiliation":[{"name":"Keio University, Hiyoshi, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keita","family":"Azegami","sequence":"additional","affiliation":[{"name":"Keio University, Hiyoshi, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazusa","family":"Musha","sequence":"additional","affiliation":[{"name":"Keio University, Hiyoshi, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[{"name":"Keio University, Hiyoshi, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650362"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus.2018.8317109"},{"key":"e_1_3_2_1_3_1","first-page":"2017","article-title":"27th International Conference on Field Programmable Logic and Applications, FPL 2017","volume":"10","author":"Tsuruta Chiharu","year":"2017","unstructured":"Chiharu Tsuruta , Takahiro Kaneda , Naoki Nishikawa , and Hideharu Amano . Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with fpga. In 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017 . Institute of Electrical and Electronics Engineers Inc. , 10 2017 . Chiharu Tsuruta, Takahiro Kaneda, Naoki Nishikawa, and Hideharu Amano. Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with fpga. In 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017. Institute of Electrical and Electronics Engineers Inc., 10 2017.","journal-title":"Institute of Electrical and Electronics Engineers Inc."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Reduction calculator in an fpga based switching hub for high performance clusters","author":"Kuhara Takuya","year":"2015","unstructured":"Takuya Kuhara , Chiharu Tsuruta , Toshihiro Hanawa , and Hideharu Amano . Reduction calculator in an fpga based switching hub for high performance clusters . pp. 1 -- 4 , 09 2015 . Takuya Kuhara, Chiharu Tsuruta, Toshihiro Hanawa, and Hideharu Amano. Reduction calculator in an fpga based switching hub for high performance clusters. pp. 1--4, 09 2015."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.73"}],"event":{"name":"HEART 2019: The 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","acronym":"HEART 2019","location":"Nagasaki Japan"},"container-title":["Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337801.3337805","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337801.3337805","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:25Z","timestamp":1750204465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337801.3337805"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,6]]},"references-count":6,"alternative-id":["10.1145\/3337801.3337805","10.1145\/3337801"],"URL":"https:\/\/doi.org\/10.1145\/3337801.3337805","relation":{},"subject":[],"published":{"date-parts":[[2019,6,6]]},"assertion":[{"value":"2019-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}