{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:28Z","timestamp":1750220968166,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T00:00:00Z","timestamp":1559779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,6]]},"DOI":"10.1145\/3337801.3337808","type":"proceedings-article","created":{"date-parts":[[2019,7,12]],"date-time":"2019-07-12T19:04:37Z","timestamp":1562958277000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A software bridged data transfer on a FPGA cluster by using pipelining and InfiniBand verbs"],"prefix":"10.1145","author":[{"given":"Takaaki","family":"Miyajima","sequence":"first","affiliation":[{"name":"RIKEN Center for Computational Science, Kobe, Hygo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoya","family":"Hirao","sequence":"additional","affiliation":[{"name":"Fixstars Corporation, Ohsaki, Shinagawa-ku, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoya","family":"Miyamoto","sequence":"additional","affiliation":[{"name":"Fixstars Corporation, Ohsaki, Shinagawa-ku, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeongdo","family":"Son","sequence":"additional","affiliation":[{"name":"Fixstars Corporation, Ohsaki, Shinagawa-ku, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science, Kobe, Hygo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n.d.}. ConnectX-5 VPI Adapter Cards User Manual - ConnectX-5 InfiniBand VPI - Mellanox Docs. https:\/\/docs.mellanox.com\/display\/ConnectX5IB.  {n.d.}. ConnectX-5 VPI Adapter Cards User Manual - ConnectX-5 InfiniBand VPI - Mellanox Docs. https:\/\/docs.mellanox.com\/display\/ConnectX5IB."},{"volume-title":"Cygnus Supercomputers Center for Computational Sciences","key":"e_1_3_2_1_2_1","unstructured":"{n.d.}. Cygnus Supercomputers Center for Computational Sciences , Tsukuba University . https:\/\/www.ccs.tsukuba.ac.jp\/eng\/supercomputers\/#Cygnus. {n.d.}. Cygnus Supercomputers Center for Computational Sciences, Tsukuba University. https:\/\/www.ccs.tsukuba.ac.jp\/eng\/supercomputers\/#Cygnus."},{"key":"e_1_3_2_1_3_1","unstructured":"{n.d.}. Intel Programmable Acceleration Card with Arria 10 GX FPGA. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/products\/boards_and_kits\/dev-kits\/altera\/acceleration-card-arria-10-gx.html.  {n.d.}. Intel Programmable Acceleration Card with Arria 10 GX FPGA. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/products\/boards_and_kits\/dev-kits\/altera\/acceleration-card-arria-10-gx.html."},{"volume-title":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13","author":"Caulfield A. M.","key":"e_1_3_2_1_4_1","unstructured":"A. M. Caulfield , E. S. Chung , A. Putnam , H. Angepat , J. Fowers , M. Haselman , S. Heil , M. Humphrey , P. Kaur , J. Kim , D. Lo , T. Massengill , K. Ovtcharov , M. Papamichael , L. Woods , S. Lanka , D. Chiou , and D. Burger . 2016. A cloud-scale acceleration architecture . In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13 . A. M. Caulfield, E. S. Chung, A. Putnam, H. Angepat, J. Fowers, M. Haselman, S. Heil, M. Humphrey, P. Kaur, J. Kim, D. Lo, T. Massengill, K. Ovtcharov, M. Papamichael, L. Woods, S. Lanka, D. Chiou, and D. Burger. 2016. A cloud-scale acceleration architecture. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13."},{"volume-title":"2013 23rd International Conference on Field programmable Logic and Applications. 1--8.","author":"Jacobsen M.","key":"e_1_3_2_1_5_1","unstructured":"M. Jacobsen and R. Kastner . 2013. RIFFA 2.0: A reusable integration framework for FPGA accelerators . In 2013 23rd International Conference on Field programmable Logic and Applications. 1--8. M. Jacobsen and R. Kastner. 2013. RIFFA 2.0: A reusable integration framework for FPGA accelerators. In 2013 23rd International Conference on Field programmable Logic and Applications. 1--8."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3149457.3149479"},{"key":"e_1_3_2_1_7_1","unstructured":"Christian Plessl. 2018. Bringing FPGAs to HPC Production Systems and Codes. In H2RC18 workshop at Supercomputing (SC'18).  Christian Plessl. 2018. Bringing FPGAs to HPC Production Systems and Codes. In H2RC18 workshop at Supercomputing (SC'18)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3241793.3241800"},{"key":"e_1_3_2_1_9_1","volume-title":"Ultra-low latency communication channels for FPGA-based HPC cluster. Integration 63 (05","author":"Correa Roberto Sanchez","year":"2018","unstructured":"Roberto Sanchez Correa and Jean Pierre David . 2018. Ultra-low latency communication channels for FPGA-based HPC cluster. Integration 63 (05 2018 ). Roberto Sanchez Correa and Jean Pierre David. 2018. Ultra-low latency communication channels for FPGA-based HPC cluster. Integration 63 (05 2018)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161065"},{"key":"e_1_3_2_1_11_1","unstructured":"Tomohiro Ueno Takaaki Miyajima and Kentaro Sano. 2018. Stream Computing of Lattice-Boltzmann Method on Intel Programmable Accelerator Card. In H2RC'18 workshop at Supercomputing (SC'18).  Tomohiro Ueno Takaaki Miyajima and Kentaro Sano. 2018. Stream Computing of Lattice-Boltzmann Method on Intel Programmable Accelerator Card. In H2RC'18 workshop at Supercomputing (SC'18)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"volume-title":"2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1--8.","author":"Markettos A. Theodore","key":"e_1_3_2_1_13_1","unstructured":"A. Theodore Markettos , P. J. Fox , S. W. Moore , and A. W. Moore . 2014. Interconnect for commodity FPGA clusters: Standardized or customized? . In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1--8. A. Theodore Markettos, P. J. Fox, S. W. Moore, and A. W. Moore. 2014. Interconnect for commodity FPGA clusters: Standardized or customized?. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1--8."},{"volume-title":"2016 26th International Conference on Field Programmable Logic and Applications (FPL). 1--9.","author":"Vesper M.","key":"e_1_3_2_1_14_1","unstructured":"M. Vesper , D. Koch , K. Vipin , and S. A. Fahmy . 2016. JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication . In 2016 26th International Conference on Field Programmable Logic and Applications (FPL). 1--9. M. Vesper, D. Koch, K. Vipin, and S. A. Fahmy. 2016. JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication. In 2016 26th International Conference on Field Programmable Logic and Applications (FPL). 1--9."}],"event":{"name":"HEART 2019: The 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","acronym":"HEART 2019","location":"Nagasaki Japan"},"container-title":["Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337801.3337808","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337801.3337808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:25Z","timestamp":1750204465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337801.3337808"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,6]]},"references-count":14,"alternative-id":["10.1145\/3337801.3337808","10.1145\/3337801"],"URL":"https:\/\/doi.org\/10.1145\/3337801.3337808","relation":{},"subject":[],"published":{"date-parts":[[2019,6,6]]},"assertion":[{"value":"2019-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}