{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T07:01:02Z","timestamp":1772866862237,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":65,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,5]],"date-time":"2019-08-05T00:00:00Z","timestamp":1564963200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,5]]},"DOI":"10.1145\/3337821.3337835","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T12:34:36Z","timestamp":1564058076000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Tessellating Star Stencils"],"prefix":"10.1145","author":[{"given":"Liang","family":"Yuan","sequence":"first","affiliation":[{"name":"SKL of Computer Architecture, ICT, CAS"}]},{"given":"Shan","family":"Huang","sequence":"additional","affiliation":[{"name":"SKL of Computer Architecture, ICT, CAS, University of Chinese Academy of Sciences"}]},{"given":"Yunquan","family":"Zhang","sequence":"additional","affiliation":[{"name":"SKL of Computer Architecture, ICT, CAS"}]},{"given":"Hang","family":"Cao","sequence":"additional","affiliation":[{"name":"SKL of Computer Architecture, ICT, CAS, University of Chinese Academy of Sciences"}]}],"member":"320","published-online":{"date-parts":[[2019,8,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"SC '12","author":"Bandishti V.","unstructured":"V. Bandishti , I. Pananilath , and U. Bondhugula . 2012. Tiling stencil computations to maximize parallelism . In SC '12 . 1--11. V. Bandishti, I. Pananilath, and U. Bondhugula. 2012. Tiling stencil computations to maximize parallelism. In SC '12. 1--11."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.103"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628106"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1946459.1946479"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Kaushik Datta Mark Murphy Vasily Volkov Samuel Williams Jonathan Carter Leonid Oliker David Patterson John Shalf and Katherine Yelick. 2008. Stencil Computation Optimization and Auto-tuning on State-of-the-art Multicore Architectures. In SC 08.   Kaushik Datta Mark Murphy Vasily Volkov Samuel Williams Jonathan Carter Leonid Oliker David Patterson John Shalf and Katherine Yelick. 2008. Stencil Computation Optimization and Auto-tuning on State-of-the-art Multicore Architectures. In SC 08.","DOI":"10.1109\/SC.2008.5222004"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591006"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377807"},{"key":"e_1_3_2_1_9_1","volume-title":"Marghoob Mohiyuddin, and Katherine A. Yelick.","author":"Demmel James","year":"2007","unstructured":"James Demmel , Mark Frederick Hoemmen , Marghoob Mohiyuddin, and Katherine A. Yelick. 2007 . Avoiding Communication in Computing Krylov Subspaces. In Technical Report, EECS UCB. James Demmel, Mark Frederick Hoemmen, Marghoob Mohiyuddin, and Katherine A. Yelick. 2007. Avoiding Communication in Computing Krylov Subspaces. In Technical Report, EECS UCB."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582084"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-006-1156-z"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2612669.2612694"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088197"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148109.1148157"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/567112.567115"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544160"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2458523.2458526"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626414410023"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751223"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-07518-1_26"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Tom Henretty Kevin Stock Louis-No\u00ebl Pouchet Franz Franchetti J. Ramanujam and P. Sadayappan. 2011. Data Layout Transformation for Stencil Computations on Short-vector SIMD Architectures. In CC'11\/ETAPS'11.   Tom Henretty Kevin Stock Louis-No\u00ebl Pouchet Franz Franchetti J. Ramanujam and P. Sadayappan. 2011. Data Layout Transformation for Stencil Computations on Short-vector SIMD Architectures. In CC'11\/ETAPS'11.","DOI":"10.1007\/978-3-642-19861-8_13"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2467268"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304619"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40104-6_36"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/73560.73588"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802486"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582077"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903158"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250761"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106981"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/508791.508975"},{"key":"e_1_3_2_1_32_1","volume-title":"An Analytical Evaluation of Tiling for Stencil Codes with Time Loop. In IPDPS '02","author":"Leopold Claudia","year":"2002","unstructured":"Claudia Leopold . 2002 . An Analytical Evaluation of Tiling for Stencil Codes with Time Loop. In IPDPS '02 . Claudia Leopold. 2002. An Analytical Evaluation of Tiling for Stencil Codes with Time Loop. In IPDPS '02."},{"key":"e_1_3_2_1_33_1","volume-title":"Tight Bounds on Capacity Misses for 3D Stencil Codes (ICCS '02)","author":"Leopold Claudia","unstructured":"Claudia Leopold . 2002. Tight Bounds on Capacity Misses for 3D Stencil Codes (ICCS '02) . Springer Berlin Heidelberg , Berlin, Heidelberg , 843--852. Claudia Leopold. 2002. Tight Bounds on Capacity Misses for 3D Stencil Codes (ICCS '02). Springer Berlin Heidelberg, Berlin, Heidelberg, 843--852."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751214"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400718"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"T. Malas G. Hager H. Ltaief H. Stengel G. Wellein and D. Keyes. 2015. Multicore-Optimized Wavefront Diamond Blocking for Optimizing Stencil Updates. SIAM Journal on Scientific Computing (2015).  T. Malas G. Hager H. Ltaief H. Stengel G. Wellein and D. Keyes. 2015. Multicore-Optimized Wavefront Diamond Blocking for Optimizing Stencil Updates. SIAM Journal on Scientific Computing (2015).","DOI":"10.1137\/140991133"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3155290"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/362875.362879"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542313"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654096"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.2"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2739047"},{"key":"e_1_3_2_1_43_1","volume-title":"IPDPS '10","author":"Phillips E. H.","unstructured":"E. H. Phillips and M. Fatica . 2010. Implementing the Himeno benchmark with CUDA on GPU clusters . In IPDPS '10 . 1--10. E. H. Phillips and M. Fatica. 2010. Implementing the Himeno benchmark with CUDA on GPU clusters. In IPDPS '10. 1--10."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018743.3018744"},{"key":"e_1_3_2_1_45_1","volume-title":"Understanding Stencil Code Performance on Multicore Architectures. In CF '11","author":"Faizur Rahman Shah M.","year":"2011","unstructured":"Shah M. Faizur Rahman , Qing Yi , and Apan Qasem . 2011 . Understanding Stencil Code Performance on Multicore Architectures. In CF '11 . Shah M. Faizur Rahman, Qing Yi, and Apan Qasem. 2011. Understanding Stencil Code Performance on Multicore Architectures. In CF '11."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.661879"},{"key":"e_1_3_2_1_47_1","volume-title":"Register Optimizations for Stencils on GPUs. In PPoPP '18","author":"Rawat Prashant Singh","unstructured":"Prashant Singh Rawat , Fabrice Rastello , Aravind Sukumaran-Rajam , Louis-No\u00ebl Pouchet , Atanas Rountev , and P. Sadayappan . 2018 . Register Optimizations for Stencils on GPUs. In PPoPP '18 . Prashant Singh Rawat, Fabrice Rastello, Aravind Sukumaran-Rajam, Louis-No\u00ebl Pouchet, Atanas Rountev, and P. Sadayappan. 2018. Register Optimizations for Stencils on GPUs. In PPoPP '18."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/370049.370403"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.59"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2612669.2612671"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301668"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751240"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.47"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810096"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989508"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2009.82"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/76263.76337"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849346"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015460304860"},{"key":"e_1_3_2_1_61_1","volume-title":"IMPACT 2013","author":"Wonnacott David G","year":"2013","unstructured":"David G Wonnacott and Michelle Mills Strout . 2013 . On the scalability ofloop tiling techniques . IMPACT 2013 (2013), 3. David G Wonnacott and Michelle Mills Strout. 2013. On the scalability ofloop tiling techniques. IMPACT 2013 (2013), 3."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126920"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259037"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259044"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36803-5_25"}],"event":{"name":"ICPP 2019: 48th International Conference on Parallel Processing","location":"Kyoto Japan","acronym":"ICPP 2019","sponsor":["University of Tsukuba University of Tsukuba"]},"container-title":["Proceedings of the 48th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337821.3337835","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337821.3337835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:25Z","timestamp":1750204465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337821.3337835"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,5]]},"references-count":65,"alternative-id":["10.1145\/3337821.3337835","10.1145\/3337821"],"URL":"https:\/\/doi.org\/10.1145\/3337821.3337835","relation":{},"subject":[],"published":{"date-parts":[[2019,8,5]]},"assertion":[{"value":"2019-08-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}