{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:41:03Z","timestamp":1773193263767,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,5]],"date-time":"2019-08-05T00:00:00Z","timestamp":1564963200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,5]]},"DOI":"10.1145\/3337821.3337867","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T12:34:36Z","timestamp":1564058076000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["MAC"],"prefix":"10.1145","author":[{"given":"Xi","family":"Wang","sequence":"first","affiliation":[{"name":"Texas Tech University"}]},{"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"John D.","family":"Leidel","sequence":"additional","affiliation":[{"name":"Tactical Computing Labs"}]},{"given":"Jie","family":"Li","sequence":"additional","affiliation":[{"name":"Texas Tech University"}]},{"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"Texas Tech University"}]}],"member":"320","published-online":{"date-parts":[[2019,8,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Technical report","author":"Standard High Bandwidth EDEC","year":"2013","unstructured":"J EDEC Standard High Bandwidth Memory(HBM) DRAM Specification . Technical report , 2013 . JEDEC Standard High Bandwidth Memory(HBM) DRAM Specification. Technical report, 2013."},{"key":"e_1_3_2_1_2_1","volume-title":"Sandia National Laboratories","year":"2013","unstructured":"Toward a New Metric for Ranking High Performance Computing Systems. Technical report , Sandia National Laboratories , 2013 . Toward a New Metric for Ranking High Performance Computing Systems. Technical report, Sandia National Laboratories, 2013."},{"key":"e_1_3_2_1_3_1","volume-title":"December","author":"HMC","year":"2015","unstructured":"HMC Specification 2.1. Technical report , December 2015 . HMC Specification 2.1. Technical report, December 2015."},{"key":"e_1_3_2_1_4_1","volume-title":"July","author":"Toolkit Documentation CUDA","year":"2018","unstructured":"CUDA Toolkit Documentation . Technical report , July 2018 . CUDA Toolkit Documentation. Technical report, July 2018."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080232"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446089"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11602569_48"},{"key":"e_1_3_2_1_9_1","volume-title":"SC 1992, Los Alamitos, CA, USA.","author":"Bailey D. H.","unstructured":"D. H. Bailey , L. Dagum , E. Barszcz , and H. D. Simon . NAS parallel benchmark results . SC 1992, Los Alamitos, CA, USA. D. H. Bailey, L. Dagum, E. Barszcz, and H. D. Simon. NAS parallel benchmark results. SC 1992, Los Alamitos, CA, USA."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_11_1","volume-title":"The GAP benchmark suite. CoRR, abs\/1508.03619","author":"Beamer S.","year":"2015","unstructured":"S. Beamer , K. Asanovic , and D. A. Patterson . The GAP benchmark suite. CoRR, abs\/1508.03619 , 2015 . S. Beamer, K. Asanovic, and D. A. Patterson. The GAP benchmark suite. CoRR, abs\/1508.03619, 2015."},{"key":"e_1_3_2_1_12_1","volume-title":"SC 2011.","author":"Che S.","unstructured":"S. Che , J. W. Sheaffer , and K. Skadron . Dymaxion: optimizing memory access patterns for heterogeneous systems . In SC 2011. S. Che, J. W. Sheaffer, and K. Skadron. Dymaxion: optimizing memory access patterns for heterogeneous systems. In SC 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897966"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.64"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2015.7054183"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833184"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255176"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167757"},{"key":"e_1_3_2_1_21_1","volume-title":"Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube. arXiv preprint arXiv:1707.05399","author":"Hadidi R.","year":"2017","unstructured":"R. Hadidi , B. Asgari , J. Young , B. A. Mudassar , K. Garg , T. Krishna , and H. Kim . Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube. arXiv preprint arXiv:1707.05399 , 2017 . R. Hadidi, B. Asgari, J. Young, B. A. Mudassar, K. Garg, T. Krishna, and H. Kim. Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube. arXiv preprint arXiv:1707.05399, 2017."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.27"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_25_1","volume-title":"PACT","author":"Kim G.","year":"2013","unstructured":"G. Kim , J. Kim , J. H. Ahn , and J. Kim . Memory-centric system interconnect design with hybrid memory cubes . In PACT 2013 . G. Kim, J. Kim, J. H. Ahn, and J. Kim. Memory-centric system interconnect design with hybrid memory cubes. In PACT 2013."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830830"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750374"},{"key":"e_1_3_2_1_28_1","volume-title":"ISCA","author":"Kroft D.","year":"1981","unstructured":"D. Kroft . Lockup-free instruction fetch\/prefetch cache organization . In ISCA 1981 . D. Kroft. Lockup-free instruction fetch\/prefetch cache organization. In ISCA 1981."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.44"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1142\/S012962641442002X"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844487"},{"key":"e_1_3_2_1_32_1","volume-title":"Pacific Northwest National Laboratory","author":"Mahantesh Halappanavar P.","year":"2014","unstructured":"P. Mahantesh Halappanavar . Grappolo. Technical report , Pacific Northwest National Laboratory , 2014 . P. Mahantesh Halappanavar. Grappolo. Technical report, Pacific Northwest National Laboratory, 2014."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514219"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465019"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_38_1","unstructured":"P. Rosenfeld. Performance exploration of the hybrid memory cube. PhD thesis 2014.  P. Rosenfeld. Performance exploration of the hybrid memory cube. PhD thesis 2014."},{"key":"e_1_3_2_1_39_1","volume-title":"A throughput-optimized optical network for data-intensive computing","author":"Schares L.","year":"2014","unstructured":"L. Schares , B. G. Lee , F. Checconi , R. Budd , A. Rylyakov , N. Dupuis , F. Petrini , C. L. Schow , P. Fuentes , and O. Mattes . A throughput-optimized optical network for data-intensive computing . IEEE Micro , 2014 . L. Schares, B. G. Lee, F. Checconi, R. Budd, A. Rylyakov, N. Dupuis, F. Petrini, C. L. Schow, P. Fuentes, and O. Mattes. A throughput-optimized optical network for data-intensive computing. IEEE Micro, 2014."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989099"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"e_1_3_2_1_42_1","volume-title":"ISSCC","author":"Shin D.","year":"2017","unstructured":"D. Shin , J. Lee , J. Lee , and H.-J. Yoo . 14.2 dnpu : An 8.1 tops\/w reconfigurable cnn-rnn processor for general-purpose deep neural networks . In ISSCC 2017 . D. Shin, J. Lee, J. Lee, and H.-J. Yoo. 14.2 dnpu: An 8.1 tops\/w reconfigurable cnn-rnn processor for general-purpose deep neural networks. In ISSCC 2017."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3225058.3225062"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"}],"event":{"name":"ICPP 2019: 48th International Conference on Parallel Processing","location":"Kyoto Japan","acronym":"ICPP 2019","sponsor":["University of Tsukuba University of Tsukuba"]},"container-title":["Proceedings of the 48th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337821.3337867","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337821.3337867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:26Z","timestamp":1750204466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337821.3337867"}},"subtitle":["Memory Access Coalescer for 3D-Stacked Memory"],"short-title":[],"issued":{"date-parts":[[2019,8,5]]},"references-count":45,"alternative-id":["10.1145\/3337821.3337867","10.1145\/3337821"],"URL":"https:\/\/doi.org\/10.1145\/3337821.3337867","relation":{},"subject":[],"published":{"date-parts":[[2019,8,5]]},"assertion":[{"value":"2019-08-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}