{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:00Z","timestamp":1750221000675,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,5]],"date-time":"2019-08-05T00:00:00Z","timestamp":1564963200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ministerio de Econom\u00eda, Industria y Competitividad, Gobierno de Espa\u00f1a","award":["TIN 2015-65277-R,RTI2018-093684-B-100"],"award-info":[{"award-number":["TIN 2015-65277-R,RTI2018-093684-B-100"]}]},{"DOI":"10.13039\/501100008433","name":"Comunidad de Madrid","doi-asserted-by":"publisher","award":["S2018\/TCS-4423"],"award-info":[{"award-number":["S2018\/TCS-4423"]}],"id":[{"id":"10.13039\/501100008433","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,5]]},"DOI":"10.1145\/3337821.3337925","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T12:34:36Z","timestamp":1564058076000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["LFOC"],"prefix":"10.1145","author":[{"given":"Adrian","family":"Garcia-Garcia","sequence":"first","affiliation":[{"name":"Complutense University of Madrid"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Carlos","family":"Saez","sequence":"additional","affiliation":[{"name":"Complutense University of Madrid"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Castro","sequence":"additional","affiliation":[{"name":"Complutense University of Madrid"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Prieto-Matias","sequence":"additional","affiliation":[{"name":"Complutense University of Madrid"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,8,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.84"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"volume-title":"KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 104--117","author":"N.","key":"e_1_3_2_1_3_1","unstructured":"N. El-Sayed et al. 2018 . KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 104--117 . N. El-Sayed et al. 2018. KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 104--117."},{"key":"e_1_3_2_1_4_1","volume-title":"El-Sayed et al","author":"N.","year":"2018","unstructured":"N. El-Sayed et al . 2018 . Source Code of KPart. https:\/\/github.com\/Nosayba\/kpart. Accessed : 2019--02--20. N. El-Sayed et al. 2018. Source Code of KPart. https:\/\/github.com\/Nosayba\/kpart. Accessed: 2019--02--20."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2620977"},{"volume-title":"Proceedings of the 2016 USENIX Annual Technical Conference (USENIX ATC '16). 295--308","author":"Funaro L.","key":"e_1_3_2_1_7_1","unstructured":"L. Funaro , O. A. Ben-Yehuda , and A. Schuster . 2016. Ginseng: Market-driven LLC Allocation . In Proceedings of the 2016 USENIX Annual Technical Conference (USENIX ATC '16). 295--308 . L. Funaro, O. A. Ben-Yehuda, and A. Schuster. 2016. Ginseng: Market-driven LLC Allocation. In Proceedings of the 2016 USENIX Annual Technical Conference (USENIX ATC '16). 295--308."},{"key":"e_1_3_2_1_8_1","unstructured":"A. Garcia-Garcia J. Casas and J. C. Saez. 2019. PBBCache: A parallel branch-and-bound based cache-partitioning simulator. https:\/\/github.com\/pbbcache\/cachesim. Accessed: 2019--05--10.  A. Garcia-Garcia J. Casas and J. C. Saez. 2019. PBBCache: A parallel branch-and-bound based cache-partitioning simulator. https:\/\/github.com\/pbbcache\/cachesim. Accessed: 2019--05--10."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2836418"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835954"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"e_1_3_2_1_12_1","volume-title":"Linux Kernel Development","author":"Love R.","unstructured":"R. Love . 2010. Linux Kernel Development ( 3 rd ed.). Addison-Wesley Professional . R. Love. 2010. Linux Kernel Development (3rd ed.). Addison-Wesley Professional.","edition":"3"},{"volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12)","author":"Manikantan R.","key":"e_1_3_2_1_13_1","unstructured":"R. Manikantan , K. Rajan , and R. Govindarajan . 2012. Probabilistic Shared Cache Management (PriSM) . In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12) . 428--439. R. Manikantan, K. Rajan, and R. Govindarajan. 2012. Probabilistic Shared Cache Management (PriSM). In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12). 428--439."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3062394"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2016.03.007"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872363"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_18_1","unstructured":"K. Nguyen. 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology. Accessed: 2019--03--20.  K. Nguyen. 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology. Accessed: 2019--03--20."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxw065"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2016.12.011"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.38"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018113"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.19"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"e_1_3_2_1_27_1","unstructured":"K. Van Craeynest etal 2013. Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In 22nd Int'l Conf. Parallel Arch. Compilation Techniques (PACT 13). 177--187.   K. Van Craeynest et al. 2013. Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In 22nd Int'l Conf. Parallel Arch. Compilation Techniques (PACT 13). 177--187."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.46"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254792"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837309"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425889"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872394"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"}],"event":{"name":"ICPP 2019: 48th International Conference on Parallel Processing","sponsor":["University of Tsukuba University of Tsukuba"],"location":"Kyoto Japan","acronym":"ICPP 2019"},"container-title":["Proceedings of the 48th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337821.3337925","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337821.3337925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:42Z","timestamp":1750206342000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337821.3337925"}},"subtitle":["A Lightweight Fairness-Oriented Cache Clustering Policy for Commodity Multicores"],"short-title":[],"issued":{"date-parts":[[2019,8,5]]},"references-count":36,"alternative-id":["10.1145\/3337821.3337925","10.1145\/3337821"],"URL":"https:\/\/doi.org\/10.1145\/3337821.3337925","relation":{},"subject":[],"published":{"date-parts":[[2019,8,5]]},"assertion":[{"value":"2019-08-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}