{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,23]],"date-time":"2026-06-23T03:16:04Z","timestamp":1782184564429,"version":"3.54.5"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T00:00:00Z","timestamp":1565654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2019,9,30]]},"abstract":"<jats:p>Effectively estimating and managing congestion during placement can save substantial placement and routing runtime. In this article, we present a machine-learning model for accurately and efficiently estimating congestion during FPGA placement. Compared with the state-of-the-art machine-learning congestion-estimation model, our results show a 25% improvement in prediction accuracy. This makes our model competitive with congestion estimates produced using a global router. However, our model runs, on average, 291\u00d7 faster than the global router. Overall, we are able to reduce placement runtimes by 17% and router runtimes by 19%. An additional machine-learning model is also presented that uses the output of the first congestion-estimation model to determine whether or not a placement is routable. This second model has an accuracy in the range of 93% to 98%, depending on the classification algorithm used to implement the learning model, and runtimes of a few milliseconds, thus making it suitable for inclusion in any placer with no worry of additional computational overhead.<\/jats:p>","DOI":"10.1145\/3337930","type":"journal-article","created":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T14:41:50Z","timestamp":1565707310000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs"],"prefix":"10.1145","volume":"12","author":[{"given":"Abeer","family":"Al-Hyari","sequence":"first","affiliation":[{"name":"University of Guelph, Guelph, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziad","family":"Abuowaimer","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timothy","family":"Martin","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gary","family":"Gr\u00e9wal","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shawki","family":"Areibi","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anthony","family":"Vannelli","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,8,13]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126604001222"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164915"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD\u201916)","author":"Chan W. T. J.","unstructured":"W. T. J. Chan , Y. Du , A. B. Kahng , S. Nath , and K. Samadi . 2016. BEOL stack-aware routability prediction from placement using data mining techniques . In Proceedings of the International Conference on Computer Design (ICCD\u201916) . 41--48. W. T. J. Chan, Y. Du, A. B. Kahng, S. Nath, and K. Samadi. 2016. BEOL stack-aware routability prediction from placement using data mining techniques. In Proceedings of the International Conference on Computer Design (ICCD\u201916). 41--48."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1967.1053964"},{"key":"e_1_2_1_8_1","volume-title":"Scikit-learn: Machine learning in Python. J. Mach. Learn. Res. 12 (Nov.","author":"F. Pedregosa","year":"2011","unstructured":"F. Pedregosa et al. 2011 . Scikit-learn: Machine learning in Python. J. Mach. Learn. Res. 12 (Nov. 2011), 2825--2830. Retrieved from: http:\/\/dl.acm.org\/citation.cfm?id&equals;1953048.2078195. F. Pedregosa et al. 2011. Scikit-learn: Machine learning in Python. J. Mach. Learn. Res. 12 (Nov. 2011), 2825--2830. Retrieved from: http:\/\/dl.acm.org\/citation.cfm?id&equals;1953048.2078195."},{"key":"e_1_2_1_9_1","volume-title":"{n.d.}","author":"Grewal G.","unstructured":"G. Grewal and S. Areibi . {n.d.} . Guelph FPGA CAD Group . Retrieved from: http:\/\/fpga.socs.uoguelph.ca\/. G. Grewal and S. Areibi. {n.d.}. Guelph FPGA CAD Group. Retrieved from: http:\/\/fpga.socs.uoguelph.ca\/."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the 24th Reconfigurable Architectures Workshop. 115--123","author":"Grewal G.","unstructured":"G. Grewal , S. Areibi , M. Westrik , Z. Abuowaimer , and B. Zhao . 2017. Automatic flow selection and quality-of-result estimation for FPGA placement . In Proceedings of the 24th Reconfigurable Architectures Workshop. 115--123 . G. Grewal, S. Areibi, M. Westrik, Z. Abuowaimer, and B. Zhao. 2017. Automatic flow selection and quality-of-result estimation for FPGA placement. In Proceedings of the 24th Reconfigurable Architectures Workshop. 115--123."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/647928.757227"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825865"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Great Lakes Symposium on VLSI. 1066--1395","author":"Li W.","unstructured":"W. Li and D. Banerji . 1999. Routability prediction for hierarchical FPGAs . In Proceedings of the Great Lakes Symposium on VLSI. 1066--1395 . W. Li and D. Banerji. 1999. Routability prediction for hierarchical FPGAs. In Proceedings of the Great Lakes Symposium on VLSI. 1066--1395."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 233--242","author":"Li W.","unstructured":"W. Li and D. Banerji . 2001. Tightly integrated placement and routing for FPGAs . In Proceedings of the International Conference on Field Programmable Logic and Applications. 233--242 . W. Li and D. Banerji. 2001. Tightly integrated placement and routing for FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 233--242."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980083"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Logic and Applications. 1--8.","author":"Maarouf D.","unstructured":"D. Maarouf , A. Alhyari , Z. Abuowaimer , T. Martin , G. Grewal , S. Areibi , and A. Vannelli . 2018. A machine learning congestion estimation model for modern FPGAs . In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications. 1--8. D. Maarouf, A. Alhyari, Z. Abuowaimer, T. Martin, G. Grewal, S. Areibi, and A. Vannelli. 2018. A machine learning congestion estimation model for modern FPGAs. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications. 1--8."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009744630224"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. ACM, 929--936","author":"Pui C.","unstructured":"C. Pui , G. Chen , Y. Ma , E. Young , and B. Yu . 2017. Clock-aware UltraScale FPGA placement with machine learning routability prediction . In Proceedings of the International Conference on Computer-Aided Design. ACM, 929--936 . C. Pui, G. Chen, Y. Ma, E. Young, and B. Yu. 2017. Clock-aware UltraScale FPGA placement with machine learning routability prediction. In Proceedings of the International Conference on Computer-Aided Design. ACM, 929--936."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design. 97--103","author":"Qi Z.","unstructured":"Z. Qi , Y. Cai , and Q. Zhou . 2014. Accurate prediction of detailed routing congestion using supervised data learning . In Proceedings of the IEEE International Conference on Computer Design. 97--103 . Z. Qi, Y. Cai, and Q. Zhou. 2014. Accurate prediction of detailed routing congestion using supervised data learning. In Proceedings of the IEEE International Conference on Computer Design. 97--103."},{"key":"e_1_2_1_24_1","volume-title":"Williams","author":"Rumelhart David E.","year":"1985","unstructured":"David E. Rumelhart , Geoffrey E. Hinton , and Ronald J . Williams . 1985 . Learning Internal Representations by Error Propagation. Technical Report. University of California-San Diego, La Jolla Institute for Cognitive Science . David E. Rumelhart, Geoffrey E. Hinton, and Ronald J. Williams. 1985. Learning Internal Representations by Error Propagation. Technical Report. University of California-San Diego, La Jolla Institute for Cognitive Science."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"e_1_2_1_26_1","volume-title":"The Nature of Statistical Learning Theory","author":"Vapnik Vladimir","unstructured":"Vladimir Vapnik . 2013. The Nature of Statistical Learning Theory . Springer Science 8 Business Media. Vladimir Vapnik. 2013. The Nature of Statistical Learning Theory. Springer Science 8 Business Media."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.678873"},{"key":"e_1_2_1_28_1","unstructured":"Xilinx. {n.d.}. A Tcl-based CAD Tool Framework for Xilinx\u2019s Vivado Design Suite. Retrieved from: https:\/\/github.com\/byuccl\/tincr.  Xilinx. {n.d.}. A Tcl-based CAD Tool Framework for Xilinx\u2019s Vivado Design Suite. Retrieved from: https:\/\/github.com\/byuccl\/tincr."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_2_1_30_1","unstructured":"Xilinx. {n.d.}. UltraScale Architecture Configurable Logic Block User Guide. Retrieved from: http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug574-ultrascale-clb.pdf.  Xilinx. {n.d.}. UltraScale Architecture Configurable Logic Block User Guide. Retrieved from: http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug574-ultrascale-clb.pdf."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1975015.1975357"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231963"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the Asia Symposium on Quality Electronic Design (ASQED\u201915)","author":"Zhou Q.","unstructured":"Q. Zhou , X. Wang , Z. Qi , Z. Chen , Q. Zhou , and Y. Cai . 2015. An accurate detailed routing routability prediction model in placement . In Proceedings of the Asia Symposium on Quality Electronic Design (ASQED\u201915) . 119--122. Q. Zhou, X. Wang, Z. Qi, Z. Chen, Q. Zhou, and Y. Cai. 2015. An accurate detailed routing routability prediction model in placement. In Proceedings of the Asia Symposium on Quality Electronic Design (ASQED\u201915). 119--122."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 683--686","author":"Zhuo Y.","unstructured":"Y. Zhuo , H. Li , and S. Mohanty . 2006. A congestion driven placement algorithm for FPGA synthesis . In Proceedings of the International Conference on Field Programmable Logic and Applications. 683--686 . Y. Zhuo, H. Li, and S. Mohanty. 2006. A congestion driven placement algorithm for FPGA synthesis. In Proceedings of the International Conference on Field Programmable Logic and Applications. 683--686."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337930","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:42Z","timestamp":1750206342000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337930"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,13]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,9,30]]}},"alternative-id":["10.1145\/3337930"],"URL":"https:\/\/doi.org\/10.1145\/3337930","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,13]]},"assertion":[{"value":"2018-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}