{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:38:37Z","timestamp":1755999517521,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T00:00:00Z","timestamp":1573776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,11,15]]},"DOI":"10.1145\/3338508.3359575","type":"proceedings-article","created":{"date-parts":[[2019,11,8]],"date-time":"2019-11-08T13:40:33Z","timestamp":1573220433000},"page":"65-74","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["SoK"],"prefix":"10.1145","author":[{"given":"Leonid","family":"Azriel","sequence":"first","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2019,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2715188"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060464"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"e_1_3_2_1_4_1","volume-title":"Int. Symposium on Circuits and Systems, Special Session on ATPG and Fault Simulation","author":"Briglez F.","year":"1985","unstructured":"F. Briglez and Hideo Fujiwara . 1985 . A neutral netlist of 10 combinatorial benchmark circuits and a target translator in FORTRAN . Int. Symposium on Circuits and Systems, Special Session on ATPG and Fault Simulation , June 1985 (1985), 663--698. https:\/\/ci.nii.ac.jp\/naid\/80003167567\/ F. Briglez and Hideo Fujiwara. 1985. A neutral netlist of 10 combinatorial benchmark circuits and a target translator in FORTRAN. Int. Symposium on Circuits and Systems, Special Session on ATPG and Fault Simulation, June 1985 (1985), 663--698. https:\/\/ci.nii.ac.jp\/naid\/80003167567\/"},{"key":"e_1_3_2_1_5_1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design, 2005","author":"Chatterjee S.","year":"2005","unstructured":"S. Chatterjee , A. Mishchenko , R. Brayton , X. Wang , and T. Kam . [n.d.]. Reducing structural bias in technology mapping. In ICCAD-2005 . IEEE\/ACM International Conference on Computer-Aided Design, 2005 . IEEE, 519--526. https:\/\/doi.org\/10.1109\/ICCAD. 2005 .1560122 10.1109\/ICCAD.2005.1560122 S. Chatterjee, A. Mishchenko, R. Brayton, X. Wang, and T. Kam. [n.d.]. Reducing structural bias in technology mapping. In ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005. IEEE, 519--526. https:\/\/doi.org\/10.1109\/ICCAD.2005.1560122"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.765201"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008695706493"},{"key":"e_1_3_2_1_8_1","volume-title":"Peled","author":"Clarke Edmund M.","year":"1999","unstructured":"Edmund M. Clarke , Orna. Grumberg, and Doron A . Peled . 1999 . Model checking. MIT Press . 314 pages. https:\/\/books.google.co.il\/books\/about\/Model_Checking.html?id=Nmc4wEaLXFEC&redir_esc=y Edmund M. Clarke, Orna. Grumberg, and Doron A. Peled. 1999. Model checking. MIT Press. 314 pages. https:\/\/books.google.co.il\/books\/about\/Model_Checking.html?id=Nmc4wEaLXFEC&redir_esc=y"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495560"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951826"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/795677.797230"},{"key":"e_1_3_2_1_12_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 638--641","author":"Fayyazi Arash","year":"2019","unstructured":"Arash Fayyazi , Soheil Shababi , Pierluigi Nuzzo , Shahin Nazarian , and Massoud Pedram . 2019 . Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 638--641 . https:\/\/doi.org\/10.23919\/DATE.2019.8715251 10.23919\/DATE.2019.8715251 Arash Fayyazi, Soheil Shababi, Pierluigi Nuzzo, Shahin Nazarian, and Massoud Pedram. 2019. Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 638--641. https:\/\/doi.org\/10.23919\/DATE.2019.8715251"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2017.8031550"},{"key":"e_1_3_2_1_14_1","volume-title":"HAL- The Missing Piece of the Puzzle for Hardware Reverse Engineering, Trojan Detection and Insertion","author":"Fyrbiak Marc","year":"2018","unstructured":"Marc Fyrbiak , Sebastian Wallat , Pawel Swierczynski , Max Hoffmann , Sebastian Hoppach , Matthias Wilhelm , Tobias Weidlich , Russell Tessier , and Christof Paar . 2018. HAL- The Missing Piece of the Puzzle for Hardware Reverse Engineering, Trojan Detection and Insertion . IEEE Transactions on Dependable and Secure Computing ( 2018 ), 1--1. https:\/\/doi.org\/10.1109\/TDSC.2018.2812183 10.1109\/TDSC.2018.2812183 Marc Fyrbiak, Sebastian Wallat, Pawel Swierczynski, Max Hoffmann, Sebastian Hoppach, Matthias Wilhelm, Tobias Weidlich, Russell Tessier, and Christof Paar. 2018. HAL- The Missing Piece of the Puzzle for Hardware Reverse Engineering, Trojan Detection and Insertion. IEEE Transactions on Dependable and Secure Computing (2018), 1--1. https:\/\/doi.org\/10.1109\/TDSC.2018.2812183"},{"key":"e_1_3_2_1_15_1","volume-title":"Template-based circuit understanding. In 2014 Formal Methods in Computer-Aided Design (FMCAD)","author":"Gascon Adria","year":"2014","unstructured":"Adria Gascon , Pramod Subramanyan , Bruno Dutertre , Ashish Tiwari , Dejan Jovanovic , and Sharad Malik . 2014. Template-based circuit understanding. In 2014 Formal Methods in Computer-Aided Design (FMCAD) . IEEE , 83--90. https:\/\/doi.org\/10.1109\/FMCAD. 2014 .6987599 10.1109\/FMCAD.2014.6987599 Adria Gascon, Pramod Subramanyan, Bruno Dutertre, Ashish Tiwari, Dejan Jovanovic, and Sharad Malik. 2014. Template-based circuit understanding. In 2014 Formal Methods in Computer-Aided Design (FMCAD). IEEE, 83--90. https:\/\/doi.org\/10.1109\/FMCAD.2014.6987599"},{"key":"e_1_3_2_1_16_1","unstructured":"Ian Goodfellow Jean Pouget-Abadie Mehdi Mirza Bing Xu David Warde-Farley Sherjil Ozair Aaron Courville and Yoshua Bengio. 014. Generative adversarial nets. In Advances in neural information processing systems. 2672--2680.  Ian Goodfellow Jean Pouget-Abadie Mehdi Mirza Bing Xu David Warde-Farley Sherjil Ozair Aaron Courville and Yoshua Bengio. 014. Generative adversarial nets. In Advances in neural information processing systems. 2672--2680."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_1_18_1","first-page":"71","article-title":"The Semiconductor Chip Protection Act: Past, Present, and Future","volume":"7","author":"Kasch Steven P.","year":"1992","unstructured":"Steven P. Kasch . 1992 . The Semiconductor Chip Protection Act: Past, Present, and Future . High Technology Law Journal , Vol. 7 (1992), 71 -- 105 . https:\/\/doi.org\/10.2307\/24122481 10.2307\/24122481 Steven P. Kasch. 1992. The Semiconductor Chip Protection Act: Past, Present, and Future. High Technology Law Journal, Vol. 7 (1992), 71--105. https:\/\/doi.org\/10.2307\/24122481","journal-title":"High Technology Law Journal"},{"key":"e_1_3_2_1_19_1","first-page":"2","volume-title":"Kuhn","author":"Oliver K\u00f6","year":"1999","unstructured":"Oliver K\u00f6 mmerling and Markus G . Kuhn . 1999 . Design principles for tamper-resistant smartcard processors., bibinfonumpages 2 -- 2 pages. https:\/\/dl.acm.org\/citation.cfm?id=1267117 Oliver K\u00f6 mmerling and Markus G. Kuhn. 1999. Design principles for tamper-resistant smartcard processors., bibinfonumpages2--2 pages. https:\/\/dl.acm.org\/citation.cfm?id=1267117"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/6.880953"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276313"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013. IEEE, 67--74","author":"Li Wenchao","year":"2013","unstructured":"Wenchao Li , Adria Gascon , Pramod Subramanyan , Wei Yang Tan , Ashish Tiwari , Sharad Malik , Natarajan Shankar , and Sanjit A. Seshia . 2013. WordRev: Finding word-level structures in a sea of bit-level gates . In Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013. IEEE, 67--74 . https:\/\/doi.org\/10.1109\/HST. 2013 .6581568 10.1109\/HST.2013.6581568 Wenchao Li, Adria Gascon, Pramod Subramanyan, Wei Yang Tan, Ashish Tiwari, Sharad Malik, Natarajan Shankar, and Sanjit A. Seshia. 2013. WordRev: Finding word-level structures in a sea of bit-level gates. In Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013. IEEE, 67--74. https:\/\/doi.org\/10.1109\/HST.2013.6581568"},{"key":"e_1_3_2_1_24_1","volume-title":"Reverse Engineering Circuits Using Behavioral Pattern Mining. In IEEE International Symposium on Hardware-Oriented Security and Trust. 83--88","author":"Li Wenchao","year":"2012","unstructured":"Wenchao Li , Zach Wasson , and Sanjit A Seshia . 2012 . Reverse Engineering Circuits Using Behavioral Pattern Mining. In IEEE International Symposium on Hardware-Oriented Security and Trust. 83--88 . Wenchao Li, Zach Wasson, and Sanjit A Seshia. 2012. Reverse Engineering Circuits Using Behavioral Pattern Mining. In IEEE International Symposium on Hardware-Oriented Security and Trust. 83--88."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/TPAMI.2006.79","article-title":"One-shot learning of object categories","volume":"28","author":"Fei-Fei Li","year":"2006","unstructured":"Li Fei-Fei , R. Fergus , and P. Perona . 2006 . One-shot learning of object categories . IEEE Transactions on Pattern Analysis and Machine Intelligence , Vol. 28 , 4 (Apr 2006), 594--611. https:\/\/doi.org\/10.1109\/TPAMI.2006.79 10.1109\/TPAMI.2006.79 Li Fei-Fei, R. Fergus, and P. Perona. 2006. One-shot learning of object categories. IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. 28, 4 (Apr 2006), 594--611. https:\/\/doi.org\/10.1109\/TPAMI.2006.79","journal-title":"IEEE Transactions on Pattern Analysis and Machine Intelligence"},{"key":"e_1_3_2_1_27_1","unstructured":"Kenneth S. McElvain. 2001. Methods and apparatuses for automatic extraction of finite state machines.  Kenneth S. McElvain. 2001. Methods and apparatuses for automatic extraction of finite state machines."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527495"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386495"},{"key":"e_1_3_2_1_30_1","volume-title":"AVFSM. In Proceedings of the 53rd Annual Design Automation Conference on - DAC '16. ACM Press","author":"Nahiyan Adib","year":"2016","unstructured":"Adib Nahiyan , Kan Xiao , Kun Yang , Yeir Jin , Domenic Forte , and Mark Tehranipoor . 2016 . AVFSM. In Proceedings of the 53rd Annual Design Automation Conference on - DAC '16. ACM Press , New York, New York, USA, 1--6. https:\/\/doi.org\/10.1145\/2897937.2897992 10.1145\/2897937.2897992 Adib Nahiyan, Kan Xiao, Kun Yang, Yeir Jin, Domenic Forte, and Mark Tehranipoor. 2016. AVFSM. In Proceedings of the 53rd Annual Design Automation Conference on - DAC '16. ACM Press, New York, New York, USA, 1--6. https:\/\/doi.org\/10.1145\/2897937.2897992"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224328"},{"volume-title":"USENIX Security","author":"Nohl Karsten","key":"e_1_3_2_1_32_1","unstructured":"Karsten Nohl , David Evans , Starbug Starbug , and Henryk Pl\u00f6 tz. 2008. Reverse-engineering a cryptographic RFID tag . In USENIX Security ,. USENIX Association , 185--193. http:\/\/dl.acm.org\/citation.cfm?id=1496711.1496724 Karsten Nohl, David Evans, Starbug Starbug, and Henryk Pl\u00f6 tz. 2008. Reverse-engineering a cryptographic RFID tag. In USENIX Security,. USENIX Association, 185--193. http:\/\/dl.acm.org\/citation.cfm?id=1496711.1496724"},{"key":"e_1_3_2_1_33_1","volume-title":"From the bitstream to the netlist. ACM FPGA","author":"Note Jean-Baptiste","year":"2008","unstructured":"Jean-Baptiste Note and \u00c9 ric Rannaud. 2008. From the bitstream to the netlist. ACM FPGA ( 2008 ), 264. https:\/\/doi.org\/10.1145\/1344671.1344729 10.1145\/1344671.1344729 Jean-Baptiste Note and \u00c9 ric Rannaud. 2008. From the bitstream to the netlist. ACM FPGA (2008), 264. https:\/\/doi.org\/10.1145\/1344671.1344729"},{"volume-title":"Analysis of boolean functions","author":"O'Donnell Ryan","key":"e_1_3_2_1_34_1","unstructured":"Ryan O'Donnell . 2014. Analysis of boolean functions . Cambridge University Press . Ryan O'Donnell. 2014. Analysis of boolean functions. Cambridge University Press."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164556"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2505014"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.881335"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2009.5206228"},{"key":"e_1_3_2_1_39_1","volume-title":"Subgraph Similarity Search in Large Graphs. (Dec","author":"Samanvi Kanigalpula","year":"2015","unstructured":"Kanigalpula Samanvi and Naveen Sivadasan . 2015. Subgraph Similarity Search in Large Graphs. (Dec 2015 ). arxiv: 1512.05256 http:\/\/arxiv.org\/abs\/1512.05256 Kanigalpula Samanvi and Naveen Sivadasan. 2015. Subgraph Similarity Search in Large Graphs. (Dec 2015). arxiv: 1512.05256 http:\/\/arxiv.org\/abs\/1512.05256"},{"key":"e_1_3_2_1_40_1","unstructured":"Martin Schobert. 2012. Interactive Functions of the Degate Software Package. (2012).  Martin Schobert. 2012. Interactive Functions of the Degate Software Package. (2012)."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2012.6380958"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"e_1_3_2_1_43_1","first-page":"23 33027","volume-title":"Emmanuel Prouff and Patrick Scaumont (Eds.)","volume":"7428","author":"Skorobogatov Sergei","year":"2012","unstructured":"Sergei Skorobogatov and Christopher Woods . 2012 . Breakthrough silicon scanning discovers backdoor in military chip. In Cryptographic Hardware and Embedded Systems - CHES 2012 (Lecture Notes in Computer Science) , Emmanuel Prouff and Patrick Scaumont (Eds.) , Vol. 7428 . Springer, Berlin, Heidelberg , 23 - 40 . https:\/\/doi.org\/10.1007\/978-3--642- 33027 - 33028 10.1007\/978-3--642-33027-8 Sergei Skorobogatov and Christopher Woods. 2012. Breakthrough silicon scanning discovers backdoor in military chip. In Cryptographic Hardware and Embedded Systems - CHES 2012 (Lecture Notes in Computer Science), Emmanuel Prouff and Patrick Scaumont (Eds.), Vol. 7428. Springer, Berlin, Heidelberg, 23-40. https:\/\/doi.org\/10.1007\/978-3--642-33027-8"},{"key":"e_1_3_2_1_44_1","volume-title":"Proceedings of the 15th Conference on Formal Methods in Computer-Aided Design, FMCAD 2015 (2016","author":"Soeken Mathias","year":"2016","unstructured":"Mathias Soeken , Baruch Sterin , Rolf Drechsler , and Robert Brayton . 2016 . Simulation graphs for reverse engineering . Proceedings of the 15th Conference on Formal Methods in Computer-Aided Design, FMCAD 2015 (2016 ), 152--159. https:\/\/doi.org\/10.1109\/FMCAD.2015.7542265 10.1109\/FMCAD.2015.7542265 Mathias Soeken, Baruch Sterin, Rolf Drechsler, and Robert Brayton. 2016. Simulation graphs for reverse engineering. Proceedings of the 15th Conference on Formal Methods in Computer-Aided Design, FMCAD 2015 (2016), 152--159. https:\/\/doi.org\/10.1109\/FMCAD.2015.7542265"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2294918"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399455"},{"key":"e_1_3_2_1_47_1","volume-title":"Black Hat DC","volume":"2010","author":"Tarnovsky Christopher","year":"2010","unstructured":"Christopher Tarnovsky . 2010 . Deconstructing a 'secure' processor . Black Hat DC , Vol. 2010 (2010). Christopher Tarnovsky. 2010. Deconstructing a 'secure' processor. Black Hat DC, Vol. 2010 (2010)."},{"volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009 (Lecture Notes in Computer Science),","author":"Torrance Randy","key":"e_1_3_2_1_49_1","unstructured":"Randy Torrance and Dick James . 2009. The State-of-the-Art in IC Reverse Engineering . In Cryptographic Hardware and Embedded Systems - CHES 2009 (Lecture Notes in Computer Science), , Christophe Clavier and Kris Gaj (Eds.), Vol. 5747 . Springer Berlin Heidelberg , Berlin, Heidelberg , 363--381. https:\/\/doi.org\/10.1007\/978-3-642-04138-9 10.1007\/978-3-642-04138-9 Randy Torrance and Dick James. 2009. The State-of-the-Art in IC Reverse Engineering. In Cryptographic Hardware and Embedded Systems - CHES 2009 (Lecture Notes in Computer Science),, Christophe Clavier and Kris Gaj (Eds.), Vol. 5747. Springer Berlin Heidelberg, Berlin, Heidelberg, 363--381. https:\/\/doi.org\/10.1007\/978-3-642-04138-9"},{"key":"e_1_3_2_1_50_1","unstructured":"C Wolf. [n.d.]. Project IceStorm. http:\/\/www.clifford.at\/icestorm\/  C Wolf. [n.d.]. Project IceStorm. http:\/\/www.clifford.at\/icestorm\/"}],"event":{"name":"CCS '19: 2019 ACM SIGSAC Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"London United Kingdom","acronym":"CCS '19"},"container-title":["Proceedings of the 3rd ACM Workshop on Attacks and Solutions in Hardware Security Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338508.3359575","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3338508.3359575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:46Z","timestamp":1750203886000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338508.3359575"}},"subtitle":["An Overview of Algorithmic Methods in IC Reverse Engineering"],"short-title":[],"issued":{"date-parts":[[2019,11,15]]},"references-count":47,"alternative-id":["10.1145\/3338508.3359575","10.1145\/3338508"],"URL":"https:\/\/doi.org\/10.1145\/3338508.3359575","relation":{},"subject":[],"published":{"date-parts":[[2019,11,15]]},"assertion":[{"value":"2019-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}