{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T15:10:37Z","timestamp":1784301037142,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T00:00:00Z","timestamp":1573776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1755733"],"award-info":[{"award-number":["CNS-1755733"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,11,15]]},"DOI":"10.1145\/3338508.3359576","type":"proceedings-article","created":{"date-parts":[[2019,11,8]],"date-time":"2019-11-08T13:40:33Z","timestamp":1573220433000},"page":"75-83","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["TGA"],"prefix":"10.1145","author":[{"given":"Yuqiao","family":"Zhang","sequence":"first","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pinchen","family":"Cui","sequence":"additional","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziqi","family":"Zhou","sequence":"additional","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"27","article-title":"Subtree isomorphism revisited","volume":"14","author":"Abboud Amir","year":"2018","unstructured":"Amir Abboud , Arturs Backurs , Thomas Dueholm Hansen , Virginia Vassilevska Williams , and Or Zamir . 2018 . Subtree isomorphism revisited . ACM Transactions on Algorithms (TALG) , Vol. 14 , 3 (2018), 27 . Amir Abboud, Arturs Backurs, Thomas Dueholm Hansen, Virginia Vassilevska Williams, and Or Zamir. 2018. Subtree isomorphism revisited. ACM Transactions on Algorithms (TALG), Vol. 14, 3 (2018), 27.","journal-title":"ACM Transactions on Algorithms (TALG)"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"Active hardware metering for intellectual property protection and security","volume":"20","author":"Alkabani Yousra M.","year":"2007","unstructured":"Yousra M. Alkabani and Farinaz Koushanfar . 2007 . Active hardware metering for intellectual property protection and security . In Proc. of USENIX Security Symposium. 20 : 1 -- 20 :16. Yousra M. Alkabani and Farinaz Koushanfar. 2007. Active hardware metering for intellectual property protection and security. In Proc. of USENIX Security Symposium. 20:1--20:16.","journal-title":"Proc. of USENIX Security Symposium."},{"key":"e_1_3_2_1_4_1","volume-title":"Preventing IC piracy using reconfigurable logic barriers","author":"Baumgarten Alex","year":"2010","unstructured":"Alex Baumgarten , Akhilesh Tyagi , and Joseph Zambreno . 2010. Preventing IC piracy using reconfigurable logic barriers . IEEE Design & Test of Computers ( 2010 ), 66--75. Alex Baumgarten, Akhilesh Tyagi, and Joseph Zambreno. 2010. Preventing IC piracy using reconfigurable logic barriers. IEEE Design & Test of Computers (2010), 66--75."},{"key":"e_1_3_2_1_5_1","volume-title":"The ISCAS'85 benchmark circuits and netlist format","author":"Bryan David","year":"1985","unstructured":"David Bryan . 1985. The ISCAS'85 benchmark circuits and netlist format . North Carolina State University , Vol . 25 ( 1985 ). David Bryan. 1985. The ISCAS'85 benchmark circuits and netlist format. North Carolina State University, Vol. 25 (1985)."},{"key":"e_1_3_2_1_6_1","volume-title":"Efficient Intellectual Property Protection Scheme for IP Cores","author":"Castillo Encarnaci\u00f3n","year":"2007","unstructured":"Encarnaci\u00f3n Castillo , Uwe Meyer-Baese , Antonio Garc'ia , Luis Parrilla , and Antonio Lloris . 2007. IPP@HDL : Efficient Intellectual Property Protection Scheme for IP Cores . IEEE Trans. Very Large Scale Integr. Syst . ( 2007 ), 578--591. Encarnaci\u00f3n Castillo, Uwe Meyer-Baese, Antonio Garc'ia, Luis Parrilla, and Antonio Lloris. 2007. IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores. IEEE Trans. Very Large Scale Integr. Syst. (2007), 578--591."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. of IEEE\/ACM International Conference on Computer-Aided Design. 674 --677","author":"Chakraborty R.S.","unstructured":"R.S. Chakraborty and S. Bhunia . 2008. Hardware protection and authentication through netlist level obfuscation . In Proc. of IEEE\/ACM International Conference on Computer-Aided Design. 674 --677 . R.S. Chakraborty and S. Bhunia. 2008. Hardware protection and authentication through netlist level obfuscation. In Proc. of IEEE\/ACM International Conference on Computer-Aided Design. 674 --677."},{"key":"e_1_3_2_1_8_1","volume-title":"HARPOON: an obfuscation-based SoC design methodology for hardware protection","author":"Chakraborty Rajat Subhra","year":"2009","unstructured":"Rajat Subhra Chakraborty and Swarup Bhunia . 2009. HARPOON: an obfuscation-based SoC design methodology for hardware protection . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2009 ), 1493--1502. Rajat Subhra Chakraborty and Swarup Bhunia. 2009. HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2009), 1493--1502."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694985"},{"key":"e_1_3_2_1_10_1","volume-title":"Introduction to algorithms","author":"Cormen Thomas H","unstructured":"Thomas H Cormen , Charles E Leiserson , Ronald L Rivest , and Clifford Stein . 2009. Introduction to algorithms . MIT press . Thomas H Cormen, Charles E Leiserson, Ronald L Rivest, and Clifford Stein. 2009. Introduction to algorithms. MIT press."},{"key":"e_1_3_2_1_11_1","unstructured":"Scott Davidson. 2019. https:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html.  Scott Davidson. 2019. https:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45028-9_2"},{"key":"e_1_3_2_1_13_1","volume-title":"FORTIS: a comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM Transactions on Design Automation of Electronic Systems","author":"Guin Ujjwal","year":"2016","unstructured":"Ujjwal Guin , Qihang Shi , Domenic Forte , and Mark M Tehranipoor . 2016. FORTIS: a comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM Transactions on Design Automation of Electronic Systems ( 2016 ). Ujjwal Guin, Qihang Shi, Domenic Forte, and Mark M Tehranipoor. 2016. FORTIS: a comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM Transactions on Design Automation of Electronic Systems (2016)."},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. of the IEEE VLSI Test Symposium (VTS). 1--6.","author":"Guin U.","unstructured":"U. Guin , Ziqi Zhou , and A. Singh . 2017. A novel design-for-security (DFS) architecture to prevent unauthorized IC overproduction . In Proc. of the IEEE VLSI Test Symposium (VTS). 1--6. U. Guin, Ziqi Zhou, and A. Singh. 2017. A novel design-for-security (DFS) architecture to prevent unauthorized IC overproduction. In Proc. of the IEEE VLSI Test Symposium (VTS). 1--6."},{"key":"e_1_3_2_1_15_1","volume-title":"Robust design-for-security architecture for enabling trust in IC manufacturing and test","author":"Guin Ujjwal","year":"2018","unstructured":"Ujjwal Guin , Ziqi Zhou , and Adit Singh . 2018. Robust design-for-security architecture for enabling trust in IC manufacturing and test . IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( 2018 ), 818--830. Ujjwal Guin, Ziqi Zhou, and Adit Singh. 2018. Robust design-for-security architecture for enabling trust in IC manufacturing and test. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2018), 818--830."},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. of IEEE International Workshop on Hardware-Oriented Security and Trust. 76--80","author":"Huang Jiawei","year":"2008","unstructured":"Jiawei Huang and J. Lach . 2008. IC activation and user authentication for security-sensitive systems . In Proc. of IEEE International Workshop on Hardware-Oriented Security and Trust. 76--80 . https:\/\/doi.org\/10.1109\/HST. 2008 .4559056 10.1109\/HST.2008.4559056 Jiawei Huang and J. Lach. 2008. IC activation and user authentication for security-sensitive systems. In Proc. of IEEE International Workshop on Hardware-Oriented Security and Trust. 76--80. https:\/\/doi.org\/10.1109\/HST.2008.4559056"},{"key":"e_1_3_2_1_17_1","first-page":"195","article-title":"Split manufacturing method for advanced semiconductor circuits","volume":"7","author":"Jarvis Richard Wayne","year":"2007","unstructured":"Richard Wayne Jarvis and Michael G McIntyre . 2007 . Split manufacturing method for advanced semiconductor circuits . US Patent 7 , 195 ,931. Richard Wayne Jarvis and Michael G McIntyre. 2007. Split manufacturing method for advanced semiconductor circuits. US Patent 7, 195,931.","journal-title":"US Patent"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"A.B. Kahng J. Lach W.H. Mangione-Smith S. Mantik I.L. Markov M. Potkonjak P. Tucker Huijuan Wang and G. Wolfe. 2001. Constraint-based watermarking techniques for design IP protection IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2001) 1236--1252.  A.B. Kahng J. Lach W.H. Mangione-Smith S. Mantik I.L. Markov M. Potkonjak P. Tucker Huijuan Wang and G. Wolfe. 2001. Constraint-based watermarking techniques for design IP protection IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2001) 1236--1252.","DOI":"10.1109\/43.952740"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059112"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378568"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"e_1_3_2_1_22_1","volume-title":"Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access. arXiv preprint arXiv:1906.07806","author":"Limaye Nimisha","year":"2019","unstructured":"Nimisha Limaye , Abhrajit Sengupta , Mohammed Nabeel , and Ozgur Sinanoglu . 2019. Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access. arXiv preprint arXiv:1906.07806 ( 2019 ). Nimisha Limaye, Abhrajit Sengupta, Mohammed Nabeel, and Ozgur Sinanoglu. 2019. Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access. arXiv preprint arXiv:1906.07806 (2019)."},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the conference on Design, Automation & Test in Europe. 243","author":"Liu Bao","year":"2014","unstructured":"Bao Liu and Brandon Wang . 2014 . Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks . In Proceedings of the conference on Design, Automation & Test in Europe. 243 . Bao Liu and Brandon Wang. 2014. Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. In Proceedings of the conference on Design, Automation & Test in Europe. 243."},{"key":"e_1_3_2_1_24_1","volume-title":"Solving the third-shift problem in IC piracy with test-aware logic locking","author":"Plaza Stephen M","year":"2015","unstructured":"Stephen M Plaza and Igor L Markov . 2015. Solving the third-shift problem in IC piracy with test-aware logic locking . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2015 ), 961--971. Stephen M Plaza and Igor L Markov. 2015. Solving the third-shift problem in IC piracy with test-aware logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2015), 961--971."},{"key":"e_1_3_2_1_25_1","unstructured":"Python-2.7. 2019. https:\/\/www.python.org\/download\/releases\/2.7\/.  Python-2.7. 2019. https:\/\/www.python.org\/download\/releases\/2.7\/."},{"key":"e_1_3_2_1_26_1","volume-title":"Intellectual property protection in VLSI designs: theory and practice","author":"Qu Gang","unstructured":"Gang Qu and Miodrag Potkonjak . 2003. Intellectual property protection in VLSI designs: theory and practice . Springer Science & Business Media . Gang Qu and Miodrag Potkonjak. 2003. Intellectual property protection in VLSI designs: theory and practice. Springer Science & Business Media."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2014.17"},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. of ACM\/IEEE on Design Automation Conference. 83--89","author":"Rajendran J.","unstructured":"J. Rajendran , Y. Pino , O. Sinanoglu , and R. Karri . 2012. Security analysis of logic obfuscation . In Proc. of ACM\/IEEE on Design Automation Conference. 83--89 . J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri. 2012. Security analysis of logic obfuscation. In Proc. of ACM\/IEEE on Design Automation Conference. 83--89."},{"key":"e_1_3_2_1_29_1","volume-title":"Fault analysis-based logic encryption","author":"Rajendran Jeyavijayan","year":"2015","unstructured":"Jeyavijayan Rajendran , Huan Zhang , Chi Zhang , Garrett S Rose , Youngok Pino , Ozgur Sinanoglu , and Ramesh Karri . 2015. Fault analysis-based logic encryption . IEEE Transactions on Computers ( 2015 ), 410--424. Jeyavijayan Rajendran, Huan Zhang, Chi Zhang, Garrett S Rose, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. 2015. Fault analysis-based logic encryption. IEEE Transactions on Computers (2015), 410--424."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.518271"},{"key":"e_1_3_2_1_31_1","volume-title":"Proc. on Design, Automation and Test in Europe. 1069--1074","author":"Roy J.A.","year":"2008","unstructured":"J.A. Roy , F. Koushanfar , and I.L. Markov . 2008. EPIC: Ending Piracy of Integrated Circuits . In Proc. on Design, Automation and Test in Europe. 1069--1074 . https:\/\/doi.org\/10.1109\/DATE. 2008 .4484823 10.1109\/DATE.2008.4484823 J.A. Roy, F. Koushanfar, and I.L. Markov. 2008. EPIC: Ending Piracy of Integrated Circuits. In Proc. on Design, Automation and Test in Europe. 1069--1074. https:\/\/doi.org\/10.1109\/DATE.2008.4484823"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_3_2_1_34_1","volume-title":"Functional Analysis Attacks on Logic Locking. in Proc. DATE","author":"Sirone Deepak","year":"2019","unstructured":"Deepak Sirone and Pramod Subramanyan . 2019 . Functional Analysis Attacks on Logic Locking. in Proc. DATE (2019). Deepak Sirone and Pramod Subramanyan. 2019. Functional Analysis Attacks on Logic Locking. in Proc. DATE (2019)."},{"key":"e_1_3_2_1_35_1","volume-title":"Int. Symp. on Hardware Oriented Security and Trust. 137--143","author":"Subramanyan P.","unstructured":"P. Subramanyan , S. Ray , and S. Malik . 2015. Evaluating the security of logic encryption algorithms . In Int. Symp. on Hardware Oriented Security and Trust. 137--143 . P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the security of logic encryption algorithms. In Int. Symp. on Hardware Oriented Security and Trust. 137--143."},{"key":"e_1_3_2_1_36_1","series-title":"SIAM journal on computing","volume-title":"Depth-first search and linear graph algorithms","author":"Tarjan Robert","year":"1972","unstructured":"Robert Tarjan . 1972. Depth-first search and linear graph algorithms . SIAM journal on computing ( 1972 ), 146--160. Robert Tarjan. 1972. Depth-first search and linear graph algorithms. SIAM journal on computing (1972), 146--160."},{"key":"e_1_3_2_1_37_1","volume-title":"Introduction to Hardware Security and Trust","author":"Tehranipoor Mohammad","unstructured":"Mohammad Tehranipoor and Cliff Wang . 2012. Introduction to Hardware Security and Trust . Springer . Mohammad Tehranipoor and Cliff Wang. 2012. Introduction to Hardware Security and Trust. Springer."},{"key":"e_1_3_2_1_38_1","volume-title":"Counterfeit Integrated Circuits: Detection and Avoidance","author":"Tehranipoor Mark","unstructured":"Mark (Mohammad) Tehranipoor , Ujjwal Guin , and Domenic Forte . 2015. Counterfeit Integrated Circuits: Detection and Avoidance . Springer . Mark (Mohammad) Tehranipoor, Ujjwal Guin, and Domenic Forte. 2015. Counterfeit Integrated Circuits: Detection and Avoidance. Springer."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855561"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_2_1_44_1","volume-title":"Removal attacks on logic locking and camouflaging techniques","author":"Yasin Muhammad","year":"2017","unstructured":"Muhammad Yasin , Bodhisatwa Mazumdar , Ozgur Sinanoglu , and Jeyavijayan Rajendran . 2017a. Removal attacks on logic locking and camouflaging techniques . IEEE Transactions on Emerging Topics in Computing ( 2017 ). Muhammad Yasin, Bodhisatwa Mazumdar, Ozgur Sinanoglu, and Jeyavijayan Rajendran. 2017a. Removal attacks on logic locking and camouflaging techniques. IEEE Transactions on Emerging Topics in Computing (2017)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"e_1_3_2_1_47_1","volume-title":"Proc. of the on Great Lakes Symposium on VLSI. 351--356","author":"Yasin M.","unstructured":"M. Yasin , A. Sengupta , B.C. Schafer , Y. Makris , O. Sinanoglu , and J. Rajendran . 2017 d. What to lock?: Functional and parametric locking . In Proc. of the on Great Lakes Symposium on VLSI. 351--356 . M. Yasin, A. Sengupta, B.C. Schafer, Y. Makris, O. Sinanoglu, and J. Rajendran. 2017 d. What to lock?: Functional and parametric locking. In Proc. of the on Great Lakes Symposium on VLSI. 351--356."}],"event":{"name":"CCS '19: 2019 ACM SIGSAC Conference on Computer and Communications Security","location":"London United Kingdom","acronym":"CCS '19","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 3rd ACM Workshop on Attacks and Solutions in Hardware Security Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338508.3359576","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3338508.3359576","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3338508.3359576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:46Z","timestamp":1750203886000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338508.3359576"}},"subtitle":["An Oracle-less and Topology-Guided Attack on Logic Locking"],"short-title":[],"issued":{"date-parts":[[2019,11,15]]},"references-count":47,"alternative-id":["10.1145\/3338508.3359576","10.1145\/3338508"],"URL":"https:\/\/doi.org\/10.1145\/3338508.3359576","relation":{},"subject":[],"published":{"date-parts":[[2019,11,15]]},"assertion":[{"value":"2019-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}