{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T13:13:11Z","timestamp":1762607591659,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3338698.3338892","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T12:34:36Z","timestamp":1564058076000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["The Davis In-Order (DINO) CPU"],"prefix":"10.1145","author":[{"given":"Jason","family":"Lowe-Power","sequence":"first","affiliation":[{"name":"University of California, Davis"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Nitta","sequence":"additional","affiliation":[{"name":"University of California, Davis"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2019. Chisel Bootcamp. https:\/\/github.com\/freechipsproject\/chisel-bootcamp  2019. Chisel Bootcamp. https:\/\/github.com\/freechipsproject\/chisel-bootcamp"},{"key":"e_1_3_2_1_2_1","unstructured":"2019. Treadle -- A Chisel\/Firrtl Execution Engine. https:\/\/github.com\/freechipsproject\/treadle  2019. Treadle -- A Chisel\/Firrtl Execution Engine. https:\/\/github.com\/freechipsproject\/treadle"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/545197.545199"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Gregory M. Kurtzer Vanessa Sochat and Michael W. Bauer. 2017. Singularity: Scientific containers for mobility of compute. PLOS ONE 12 5 (05 2017) 1--20.  Gregory M. Kurtzer Vanessa Sochat and Michael W. Bauer. 2017. Singularity: Scientific containers for mobility of compute. PLOS ONE 12 5 (05 2017) 1--20.","DOI":"10.1371\/journal.pone.0177459"},{"volume-title":"Experiences Building Edge TPU with Chisel. In Chisel Community Conference.","year":"2018","author":"Lockhart Derek","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","unstructured":"David A. Patterson and John L. Hennessy. 2017. Computer Organization and Design RISC-V Edition: The Hardware Software Interface (1st ed.). Morgan Kaufmann Publishers Inc. San Francisco CA USA.   David A. Patterson and John L. Hennessy. 2017. Computer Organization and Design RISC-V Edition: The Hardware Software Interface (1st ed.). Morgan Kaufmann Publishers Inc. San Francisco CA USA."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Vanessa V. Sochat Cameron J. Prybol and Gregory M. Kurtzer. 2017. Enhancing reproducibility in scientific computing: Metrics and registry for Singularity containers. PLOS ONE 12 11 (11 2017) 1--24.  Vanessa V. Sochat Cameron J. Prybol and Gregory M. Kurtzer. 2017. Enhancing reproducibility in scientific computing: Metrics and registry for Singularity containers. PLOS ONE 12 11 (11 2017) 1--24.","DOI":"10.1371\/journal.pone.0188511"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","sponsor":["IEEE","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Phoenix AZ USA","acronym":"ISCA '19"},"container-title":["Proceedings of the Workshop on Computer Architecture Education"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338698.3338892","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3338698.3338892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:47Z","timestamp":1750203887000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338698.3338892"}},"subtitle":["A Teaching-focused RISC-V CPU Design"],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":8,"alternative-id":["10.1145\/3338698.3338892","10.1145\/3338698"],"URL":"https:\/\/doi.org\/10.1145\/3338698.3338892","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}