{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:32Z","timestamp":1750221032658,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T00:00:00Z","timestamp":1566777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,26]]},"DOI":"10.1145\/3338852.3339852","type":"proceedings-article","created":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T12:28:55Z","timestamp":1570019335000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Energy efficient fJ\/spike LTS e-Neuron using 55-nm node"],"prefix":"10.1145","author":[{"given":"Pietro M.","family":"Ferreira","sequence":"first","affiliation":[{"name":"Univ. Paris-Sud, Universit\u00e9 Paris-Saclay, Gif-sur-Yvette, France"}]},{"given":"Nathan","family":"De Carvalho","sequence":"additional","affiliation":[{"name":"Univ. Paris-Sud, Universit\u00e9 Paris-Saclay, Gif-sur-Yvette, France"}]},{"given":"Geoffroy","family":"Klisnick","sequence":"additional","affiliation":[{"name":"Sorbonne Universit\u00e9, Paris, France"}]},{"given":"Aziz","family":"Benlarbi-Delai","sequence":"additional","affiliation":[{"name":"Sorbonne Universit\u00e9, Paris, France"}]}],"member":"320","published-online":{"date-parts":[[2019,8,26]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/TBCAS.2016.2618351"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/BCTM.2017.8112899"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/NEWCAS.2011.5981282"},{"volume-title":"IEEE New Circuits Syst. Conf. IEEE, 166--169","year":"2018","unstructured":"Carlos Galup and Marcio Schneider. 2018 . The compact all-region MOSFET model : theory and applications . In IEEE New Circuits Syst. Conf. IEEE, 166--169 . Carlos Galup and Marcio Schneider. 2018. The compact all-region MOSFET model : theory and applications. In IEEE New Circuits Syst. Conf. IEEE, 166--169.","key":"e_1_3_2_1_4_1"},{"volume-title":"Finding a roadmap to achieve large neuromorphic hardware systems. Frontiers in Neuroscience 7 (sep","year":"2013","unstructured":"Jennifer Hasler and Bo Marr. 2013. Finding a roadmap to achieve large neuromorphic hardware systems. Frontiers in Neuroscience 7 (sep 2013 ), 1--29. Jennifer Hasler and Bo Marr. 2013. Finding a roadmap to achieve large neuromorphic hardware systems. Frontiers in Neuroscience 7 (sep 2013), 1--29.","key":"e_1_3_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1113\/jphysiol.1952.sp004764"},{"doi-asserted-by":"crossref","unstructured":"G. Indiveri etal 2011. Neuromorphic silicon neuron circuits. Frontiers in Neuroscience 5 MAY (may 2011) 1--23.  G. Indiveri et al. 2011. Neuromorphic silicon neuron circuits. Frontiers in Neuroscience 5 MAY (may 2011) 1--23.","key":"e_1_3_2_1_7_1","DOI":"10.3389\/fnins.2011.00118"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/TNN.2003.820440"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1016\/S0006-3495(81)84782-0"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/JPROC.2008.925411"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/IEMBS.2010.5627392"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.3389\/fnins.2017.00123"},{"key":"e_1_3_2_1_13_1","volume-title":"Physics of Semiconductor Devices","author":"Sze S. M.","unstructured":"S. M. Sze . 1981. Physics of Semiconductor Devices ( 2 nd ed.). Jonh Wiley 'Sons, New York. 868 pages. S. M. Sze. 1981. Physics of Semiconductor Devices (2nd ed.). Jonh Wiley 'Sons, New York. 868 pages.","edition":"2"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. IEEE Int. Symp. Circuits Syst. IEEE","author":"Schaik A.","year":"2010","unstructured":"A. Schaik 2010 . A log-domain implementation of the Izhikevich neuron model . In Proc. IEEE Int. Symp. Circuits Syst. IEEE , Paris, France, 4253--4256. A. Schaik et al. 2010. A log-domain implementation of the Izhikevich neuron model. In Proc. IEEE Int. Symp. Circuits Syst. IEEE, Paris, France, 4253--4256."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TCSII.2015.2456372"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/ISCAS.2018.8351313"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE Circuits & Systems Society"],"acronym":"SBCCI '19","name":"SBCCI '19: 32nd Symposium on Integrated Circuits and Systems Design","location":"S\u00e3o Paulo Brazil"},"container-title":["Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338852.3339852","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3338852.3339852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:30Z","timestamp":1750207410000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338852.3339852"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,26]]},"references-count":16,"alternative-id":["10.1145\/3338852.3339852","10.1145\/3338852"],"URL":"https:\/\/doi.org\/10.1145\/3338852.3339852","relation":{},"subject":[],"published":{"date-parts":[[2019,8,26]]},"assertion":[{"value":"2019-08-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}