{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:32Z","timestamp":1750221032311,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T00:00:00Z","timestamp":1566777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,26]]},"DOI":"10.1145\/3338852.3339857","type":"proceedings-article","created":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T12:28:55Z","timestamp":1570019335000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Design of a low power 10-bit 12MS\/s asynchronous SAR ADC in 65nm CMOS"],"prefix":"10.1145","author":[{"given":"Arthur Lombardi","family":"Campos","sequence":"first","affiliation":[{"name":"University of S\u00e3o Paulo, S\u00e3o Carlos - SP, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jo\u00e3o","family":"Navarro","sequence":"additional","affiliation":[{"name":"University of S\u00e3o Paulo, S\u00e3o Carlos - SP, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maximiliam","family":"Luppe","sequence":"additional","affiliation":[{"name":"University of S\u00e3o Paulo, S\u00e3o Carlos - SP, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,8,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Available: https:\/\/www.forbes.com\/sites\/louiscolumbus\/2018\/06\/06\/10-charts-that-will-challenge-your-perspective-of-iots-growth. [Accessed","author":"Columbus L.","year":"2019","unstructured":"L. Columbus , \"1 0 Charts That Will Challenge Your Perspective Of IoT's Growth,\" Forbes, Jun 2018. [Online]. Available: https:\/\/www.forbes.com\/sites\/louiscolumbus\/2018\/06\/06\/10-charts-that-will-challenge-your-perspective-of-iots-growth. [Accessed Mar 2019 ]. L. Columbus, \"10 Charts That Will Challenge Your Perspective Of IoT's Growth,\" Forbes, Jun 2018. [Online]. Available: https:\/\/www.forbes.com\/sites\/louiscolumbus\/2018\/06\/06\/10-charts-that-will-challenge-your-perspective-of-iots-growth. [Accessed Mar 2019]."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3768-4","volume-title":"CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters","author":"van de Plassche R.","year":"2003","unstructured":"R. van de Plassche , CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters , Dordrecht : KAP , 2003 . R. van de Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, Dordrecht: KAP, 2003."},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"ADC trends and impact on SAR architecture and analysis","author":"Fredenburg J.","year":"2015","unstructured":"J. Fredenburg and M. P. Flynn , \" ADC trends and impact on SAR architecture and analysis ,\" IEEE Custom Integrated Circuits Conf. (CICC) , pp. 1 -- 8 , 2015 . J. Fredenburg and M. P. Flynn, \"ADC trends and impact on SAR architecture and analysis,\" IEEE Custom Integrated Circuits Conf. (CICC), pp. 1--8, 2015.","journal-title":"IEEE Custom Integrated Circuits Conf. (CICC)"},{"key":"e_1_3_2_1_4_1","first-page":"388","article-title":"A 30fJ\/Conversion-Step 8b 0-to-10MS\/s asynchronous SAR ADC in 90nm","author":"Harpe P.","year":"2010","unstructured":"P. Harpe , C. Zhou , X. Wang , G. Dolmans and H. d. Groot , \" A 30fJ\/Conversion-Step 8b 0-to-10MS\/s asynchronous SAR ADC in 90nm ,\" IEEE ISSCC Dig. Tech. Papers , pp. 388 -- 389 , 2010 . P. Harpe, C. Zhou, X. Wang, G. Dolmans and H. d. Groot, \"A 30fJ\/Conversion-Step 8b 0-to-10MS\/s asynchronous SAR ADC in 90nm,\" IEEE ISSCC Dig. Tech. Papers, pp. 388--389, 2010.","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","DOI":"10.1002\/9780470891179","volume-title":"CMOS Circuit Design, Layout and Simulation","author":"Baker R. J.","year":"2010","unstructured":"R. J. Baker , CMOS Circuit Design, Layout and Simulation , Willey-IEEE Press , 2010 . R. J. Baker, CMOS Circuit Design, Layout and Simulation, Willey-IEEE Press, 2010."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"e_1_3_2_1_7_1","volume-title":"Design of Ultra-Low-Power Analog-to-Digital Converters","author":"Zhang D.","year":"2012","unstructured":"D. Zhang , Design of Ultra-Low-Power Analog-to-Digital Converters , Link\u00f6ping : PhD Thesis , 2012 . D. Zhang, Design of Ultra-Low-Power Analog-to-Digital Converters, Link\u00f6ping: PhD Thesis, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"e_1_3_2_1_9_1","first-page":"315","article-title":"Design and characterization of low-voltage analog switch without the need for clock boosting","volume":"3","author":"Fayomi C. J. B.","year":"2004","unstructured":"C. J. B. Fayomi and G. W. Roberts , \" Design and characterization of low-voltage analog switch without the need for clock boosting ,\" Midwest Symposium on Circuits and Systems (MWSCAS) , vol. 3 , pp. 315 -- 318 , 2004 . C. J. B. Fayomi and G. W. Roberts, \"Design and characterization of low-voltage analog switch without the need for clock boosting,\" Midwest Symposium on Circuits and Systems (MWSCAS), vol. 3, pp. 315--318, 2004.","journal-title":"Midwest Symposium on Circuits and Systems (MWSCAS)"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"e_1_3_2_1_11_1","volume-title":"Design and Analysis of Novel Dynamic Latched Comparator with Reduced Kickback Noise for High-speed ADCs,\" European Conference on Circuit Theory and Design (ECCTD)","author":"Huang Y.","year":"2013","unstructured":"Y. Huang , H. Schleifer and D. Killat , \" Design and Analysis of Novel Dynamic Latched Comparator with Reduced Kickback Noise for High-speed ADCs,\" European Conference on Circuit Theory and Design (ECCTD) , 2013 . Y. Huang, H. Schleifer and D. Killat, \"Design and Analysis of Novel Dynamic Latched Comparator with Reduced Kickback Noise for High-speed ADCs,\" European Conference on Circuit Theory and Design (ECCTD), 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"e_1_3_2_1_13_1","volume-title":"Available: http:\/\/www.analog.com\/media\/en\/training-seminars\/tutorials\/MT-003.pdf. [Accessed","author":"THD","year":"2019","unstructured":"Analog Devices, \"Understand SINAD, ENOB, SNR, THD, THD + N, and SFDR so You Don't Get Lost in the Noise Floor,\" 2009. [Online]. Available: http:\/\/www.analog.com\/media\/en\/training-seminars\/tutorials\/MT-003.pdf. [Accessed Mar 2019 ]. Analog Devices, \"Understand SINAD, ENOB, SNR, THD, THD + N, and SFDR so You Don't Get Lost in the Noise Floor,\" 2009. [Online]. Available: http:\/\/www.analog.com\/media\/en\/training-seminars\/tutorials\/MT-003.pdf. [Accessed Mar 2019]."},{"key":"e_1_3_2_1_14_1","first-page":"384","article-title":"A 10b 50MS\/s 820&mu;W SAR ADC with on-chip digital calibration","author":"Yoshioka M.","year":"2010","unstructured":"M. Yoshioka , K. Ishikawa and S. T. Takayama , \" A 10b 50MS\/s 820&mu;W SAR ADC with on-chip digital calibration ,\" IEEE ISSCC Dig. Tech. Papers , pp. 384 -- 385 , 2010 . M. Yoshioka, K. Ishikawa and S. T. Takayama, \"A 10b 50MS\/s 820&mu;W SAR ADC with on-chip digital calibration,\" IEEE ISSCC Dig. Tech. Papers, pp. 384--385, 2010.","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"e_1_3_2_1_15_1","first-page":"C64","article-title":"A 9.35-ENOB, 14.8 fJ\/Conv.-Step Fully-Passive Noise-Shaping SAR ADC","author":"Chen Z.","year":"2015","unstructured":"Z. Chen , M. Miyahara and A. Matsuzawa , \" A 9.35-ENOB, 14.8 fJ\/Conv.-Step Fully-Passive Noise-Shaping SAR ADC ,\" IEEE Symposium on VLSI Circuits , pp. C64 -- C65 , 2015 . Z. Chen, M. Miyahara and A. Matsuzawa, \"A 9.35-ENOB, 14.8 fJ\/Conv.-Step Fully-Passive Noise-Shaping SAR ADC,\" IEEE Symposium on VLSI Circuits, pp. C64--C65, 2015.","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"e_1_3_2_1_16_1","first-page":"244","volume-title":"Tech. Papers","author":"Elzakker M. V.","year":"2008","unstructured":"M. V. Elzakker , E. V. Tuijl , P. Geraedts , D. Schinkel , E. Klumperink and B. Nauta , \" A 1.9&mu;W 4.4fJ\/Conversion-step 10b 1MS\/s Charge-Redistribution ADC,\" IEEE ISSCC Dig . Tech. Papers , pp. 244 -- 245 , 2008 . M. V. Elzakker, E. V. Tuijl, P. Geraedts, D. Schinkel, E. Klumperink and B. Nauta, \"A 1.9&mu;W 4.4fJ\/Conversion-step 10b 1MS\/s Charge-Redistribution ADC,\" IEEE ISSCC Dig. Tech. Papers, pp. 244--245, 2008."},{"key":"e_1_3_2_1_17_1","first-page":"241","volume-title":"IEEE Symposium on VLSI Circuits","author":"Liu C.-C.","year":"2010","unstructured":"C.-C. Liu , S.-J. Chang , G.-Y. Huang , Y.-Z. Lin and C.-M. Huang , \" A 1V 11fJ\/Conversion-Step 10bit 10MS\/s Asynchronous SAR ADC in 0.18&mu;m CMOS,\" IEEE Symposium on VLSI Circuits , pp. 241 -- 242 , 2010 . C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin and C.-M. Huang, \"A 1V 11fJ\/Conversion-Step 10bit 10MS\/s Asynchronous SAR ADC in 0.18&mu;m CMOS,\" IEEE Symposium on VLSI Circuits, pp. 241--242, 2010."}],"event":{"name":"SBCCI '19: 32nd Symposium on Integrated Circuits and Systems Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE Circuits & Systems Society"],"location":"S\u00e3o Paulo Brazil","acronym":"SBCCI '19"},"container-title":["Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338852.3339857","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3338852.3339857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:30Z","timestamp":1750207410000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338852.3339857"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,26]]},"references-count":17,"alternative-id":["10.1145\/3338852.3339857","10.1145\/3338852"],"URL":"https:\/\/doi.org\/10.1145\/3338852.3339857","relation":{},"subject":[],"published":{"date-parts":[[2019,8,26]]},"assertion":[{"value":"2019-08-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}