{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:19Z","timestamp":1750221019641,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T00:00:00Z","timestamp":1566777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior"},{"name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,26]]},"DOI":"10.1145\/3338852.3339870","type":"proceedings-article","created":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T12:28:55Z","timestamp":1570019335000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["CMOS analog four-quadrant multiplier free of voltage reference generators"],"prefix":"10.1145","author":[{"given":"Antonio Jos\u00e9 Sobrinho","family":"de Sousa","sequence":"first","affiliation":[{"name":"Universidade Federal do Oeste da Bahia, Bom Jesus da Lapa, Bahia, Brazil"}]},{"given":"Fabian","family":"de Andrade","sequence":"additional","affiliation":[{"name":"Universidade Federal da Bahia, Salvador, Bahia, Brazil"}]},{"given":"Hildeloi dos","family":"Santos","sequence":"additional","affiliation":[{"name":"Universidade Federal da Bahia, Salvador, Bahia, Brazil"}]},{"given":"Gabriele","family":"Gon\u00e7alves","sequence":"additional","affiliation":[{"name":"Universidade Federal da Bahia, Salvador, Bahia, Brazil"}]},{"given":"Maicon Deivid","family":"Pereira","sequence":"additional","affiliation":[{"name":"Universidade Federal da Bahia, Salvador, Bahia, Brazil"}]},{"given":"Edson","family":"Santana","sequence":"additional","affiliation":[{"name":"Universidade Federal da Bahia, Salvador, Bahia, Brazil"}]},{"given":"Ana Isabela","family":"Cunha","sequence":"additional","affiliation":[{"name":"Universidade Federal da Bahia, Salvador, Bahia, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2019,8,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/31.7600"},{"key":"e_1_3_2_1_2_1","first-page":"1371","volume-title":"24th Iranian Conference on Electrical Engineering (ICEE'16)","author":"Baharmast S. J. A. A.","year":"2016","unstructured":"S. J. A. A. Baharmast and S. Mowlavi , \" A new current mode high speed four quadrant cmos analog multiplier,\" in Proc . 24th Iranian Conference on Electrical Engineering (ICEE'16) , May 2016 , pp. 1371 -- 1376 . S. J. A. A. Baharmast and S. Mowlavi, \"A new current mode high speed four quadrant cmos analog multiplier,\" in Proc. 24th Iranian Conference on Electrical Engineering (ICEE'16), May 2016, pp. 1371--1376."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2011.11.012"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2010.10.001"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.3311"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2014.10.015"},{"issue":"1","key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","first-page":"72","DOI":"10.29292\/jics.v7i1.357","article-title":"A Compact Low-Power CMOS Analog FSR Model-Based CNN","volume":"7","author":"Santana E. P.","year":"2012","unstructured":"E. P. Santana , R. C. S. Freire , and A. I. A. Cunha , \" A Compact Low-Power CMOS Analog FSR Model-Based CNN \", Journal of Integrated Circuits and Systems , vol. 7 , no. 1 , 2012 , pp. 72 -. E. P. Santana, R. C. S. Freire, and A. I. A. Cunha, \"A Compact Low-Power CMOS Analog FSR Model-Based CNN\", Journal of Integrated Circuits and Systems, vol.7, no. 1, 2012, pp. 72-.","journal-title":"Journal of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_8_1","volume-title":"2018 IEEE 9th Latin American Symposium on Circuits and Systems (LASCAS); On: Puerto Vallarta, Jalisco-Mexico; 25--28","author":"Cardoso F.M.","year":"2018","unstructured":"F.M. Cardoso , M. C. Schneider , E. P. Santana , \" CMOS Analog Multiplier with High Rejection of Power Supply Ripple\". In: 2018 IEEE 9th Latin American Symposium on Circuits and Systems (LASCAS); On: Puerto Vallarta, Jalisco-Mexico; 25--28 Feb , 2018 . F.M. Cardoso, M. C. Schneider, E. P. Santana, \"CMOS Analog Multiplier with High Rejection of Power Supply Ripple\". In: 2018 IEEE 9th Latin American Symposium on Circuits and Systems (LASCAS); On: Puerto Vallarta, Jalisco-Mexico; 25--28 Feb, 2018."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236134"},{"issue":"8","key":"e_1_3_2_1_10_1","first-page":"1733","article-title":"Versatile dual-mode class-ab four quadrant analog multiplier","volume":"2","author":"Kumngern M.","year":"2008","unstructured":"M. Kumngern and J. Chanwutitum , \" Versatile dual-mode class-ab four quadrant analog multiplier ,\" International Journal of Electronics and Communication Engineering , vol. 2 , no. 8 , pp. 1733 -- 1740 , 2008 . M. Kumngern and J. Chanwutitum, \"Versatile dual-mode class-ab four quadrant analog multiplier,\" International Journal of Electronics and Communication Engineering, vol. 2, no. 8, pp. 1733--1740, 2008.","journal-title":"International Journal of Electronics and Communication Engineering"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.746667"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.720397"}],"event":{"name":"SBCCI '19: 32nd Symposium on Integrated Circuits and Systems Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE Circuits & Systems Society"],"location":"S\u00e3o Paulo Brazil","acronym":"SBCCI '19"},"container-title":["Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338852.3339870","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3338852.3339870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:26:20Z","timestamp":1750206380000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3338852.3339870"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,26]]},"references-count":13,"alternative-id":["10.1145\/3338852.3339870","10.1145\/3338852"],"URL":"https:\/\/doi.org\/10.1145\/3338852.3339870","relation":{},"subject":[],"published":{"date-parts":[[2019,8,26]]},"assertion":[{"value":"2019-08-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}