{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:45:32Z","timestamp":1773193532137,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,5]],"date-time":"2019-08-05T00:00:00Z","timestamp":1564963200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ministry of Science and Technology, Taiwan","award":["MOST 103-2221-E-009-105-MY3,MOST 105-2221-E-009-078-MY3,MOST 107-2221-E-009-011-MY3"],"award-info":[{"award-number":["MOST 103-2221-E-009-105-MY3,MOST 105-2221-E-009-078-MY3,MOST 107-2221-E-009-011-MY3"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,5]]},"DOI":"10.1145\/3339186.3339192","type":"proceedings-article","created":{"date-parts":[[2019,7,22]],"date-time":"2019-07-22T12:18:25Z","timestamp":1563797905000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Translating AArch64 Floating-Point Instruction Set to the x86-64 Platform"],"prefix":"10.1145","author":[{"given":"Yi-Ping","family":"You","sequence":"first","affiliation":[{"name":"Department of Computer Science, College of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Chun","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Computer Science, College of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wuu","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, College of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,8,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. musl. https:\/\/www.musl-libc.org\/  {n. d.}. musl. https:\/\/www.musl-libc.org\/"},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE Standard for Floating-Point Arithmetic","year":"2008","unstructured":"2008. IEEE Standard for Floating-Point Arithmetic . IEEE Std 754- 2008 (Aug 2008), 1--70. 2008. IEEE Standard for Floating-Point Arithmetic. IEEE Std 754-2008 (Aug 2008), 1--70."},{"key":"e_1_3_2_1_3_1","unstructured":"ARM 2013. ARM\u00ae Architecture Reference Manual ARMv8 for ARMv8-A architecture profile. ARM.  ARM 2013. ARM\u00ae Architecture Reference Manual ARMv8 for ARMv8-A architecture profile. ARM."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996458"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cl.2015.05.002"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01397083"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2394"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/227699.227701"},{"key":"e_1_3_2_1_10_1","unstructured":"John R. Hauser. 2018. Berkeley SoftFloat. http:\/\/www.jhauser.us\/arithmetic\/SoftFloat.html.  John R. Hauser. 2018. Berkeley SoftFloat. http:\/\/www.jhauser.us\/arithmetic\/SoftFloat.html."},{"key":"e_1_3_2_1_11_1","unstructured":"John R. Hauser. 2018. Berkeley SoftFloat Release 3e: Source Documentation. http:\/\/www.jhauser.us\/arithmetic\/SoftFloat-3\/doc\/SoftFloat-source.html.  John R. Hauser. 2018. Berkeley SoftFloat Release 3e: Source Documentation. http:\/\/www.jhauser.us\/arithmetic\/SoftFloat-3\/doc\/SoftFloat-source.html."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_13_1","volume-title":"LLVM: An Infrastructure for Multi-Stage Optimization. Master's thesis. Computer Science Dept.","author":"Lattner Chris","year":"2002","unstructured":"Chris Lattner . 2002 . LLVM: An Infrastructure for Multi-Stage Optimization. Master's thesis. Computer Science Dept. , University of Illinois at Urbana-Champaign , Urbana, IL . See http:\/\/llvm.cs.uiuc.edu. Chris Lattner. 2002. LLVM: An Infrastructure for Multi-Stage Optimization. Master's thesis. Computer Science Dept., University of Illinois at Urbana-Champaign, Urbana, IL. See http:\/\/llvm.cs.uiuc.edu."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_15_1","unstructured":"LLVM. 2016. LLVM language reference manual. http:\/\/llvm.org\/releases\/3.7.1\/docs\/LangRef.html.  LLVM. 2016. LLVM language reference manual. http:\/\/llvm.org\/releases\/3.7.1\/docs\/LangRef.html."},{"key":"e_1_3_2_1_16_1","unstructured":"Darek Mihocka. 2010. NO EXECUTE! http:\/\/www.emulators.com\/docs\/nx33_qemu_0125.htm.  Darek Mihocka. 2010. NO EXECUTE! http:\/\/www.emulators.com\/docs\/nx33_qemu_0125.htm."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2931021.2931024"},{"key":"e_1_3_2_1_18_1","unstructured":"QEMU. 2019. Features\/Softfloat. https:\/\/wiki.qemu.org\/Features\/Softfloat.  QEMU. 2019. Features\/Softfloat. https:\/\/wiki.qemu.org\/Features\/Softfloat."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/786450.786618"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380419"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629335"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2012.6356589"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/151220.151227"},{"key":"e_1_3_2_1_24_1","volume-title":"Virtual Machines: Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design)","author":"Smith Jim","year":"2005","unstructured":"Jim Smith and Ravi Nair . 2005 . Virtual Machines: Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design) . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. Jim Smith and Ravi Nair. 2005. Virtual Machines: Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."}],"event":{"name":"ICPP 2019: Workshops","location":"Kyoto Japan","acronym":"ICPP 2019","sponsor":["University of Tsukuba University of Tsukuba"]},"container-title":["Workshop Proceedings of the 48th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3339186.3339192","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3339186.3339192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:17Z","timestamp":1750203857000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3339186.3339192"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,5]]},"references-count":24,"alternative-id":["10.1145\/3339186.3339192","10.1145\/3339186"],"URL":"https:\/\/doi.org\/10.1145\/3339186.3339192","relation":{},"subject":[],"published":{"date-parts":[[2019,8,5]]},"assertion":[{"value":"2019-08-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}