{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T21:10:31Z","timestamp":1785186631211,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3339985.3358495","type":"proceedings-article","created":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T13:23:09Z","timestamp":1574860989000},"page":"36-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["HEAP"],"prefix":"10.1145","author":[{"given":"Amira","family":"Guesmi","sequence":"first","affiliation":[{"name":"CES lab, National School of Engineers of Sfax, University of Sfax"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ihsen","family":"Alouani","sequence":"additional","affiliation":[{"name":"IEMN-DOAE lab, Polytechnic University Hauts-De-France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mouna","family":"Baklouti","sequence":"additional","affiliation":[{"name":"CES lab, National School of Engineers of Sfax, University of Sfax"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tarek","family":"Frikha","sequence":"additional","affiliation":[{"name":"CES lab, National School of Engineers of Sfax, University of Sfax"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[{"name":"CES lab, National School of Engineers of Sfax, University of Sfax"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Atika","family":"Rivenq","sequence":"additional","affiliation":[{"name":"IEMN-DOAE lab, Polytechnic University Hauts-De-France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971962"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2778341"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3145812"},{"key":"e_1_3_2_1_4_1","volume-title":"2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)","volume":"2","author":"Shi Changchun","unstructured":"Changchun Shi and R. W. Brodersen . 2003. An automated floating-point to fixed-point conversion methodology . In 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03) ., Vol. 2 . II--529. Changchun Shi and R. W. Brodersen. 2003. An automated floating-point to fixed-point conversion methodology. In 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)., Vol. 2. II--529."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"e_1_3_2_1_6_1","volume-title":"Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)","author":"Cmar R.","unstructured":"R. Cmar , L. Rijnders , P. Schaumont , S. Vernalde , and I. Bolsens . 1999. A methodology and design environment for DSP ASIC fixed point refinement. In Design , Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) . 271--276. R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens. 1999. A methodology and design environment for DSP ASIC fixed point refinement. In Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078). 271--276."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1561\/9781601988157"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MMSP.2004.1436435"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2002.5745332"},{"key":"e_1_3_2_1_10_1","volume-title":"Retrieved","author":"Software Foundation The Apache","year":"2015","unstructured":"The Apache Software Foundation . 2015 . The Apache SpamAssassin . Retrieved April 14, 2019 from http:\/\/spamassassin.apache.org\/old\/publiccorpus\/ The Apache Software Foundation. 2015. The Apache SpamAssassin. Retrieved April 14, 2019 from http:\/\/spamassassin.apache.org\/old\/publiccorpus\/"},{"key":"e_1_3_2_1_11_1","volume-title":"Low Power Probabilistic Floating Point Multiplier Design. In 2011 IEEE Computer Society Annual Symposium on VLSI. 182--187","author":"Gupta A.","year":"2011","unstructured":"A. Gupta , S. Mandavalli , V.J. Mooney , K. Ling , A. Basu , H. Johan , and B. Tandianus . 2011 . Low Power Probabilistic Floating Point Multiplier Design. In 2011 IEEE Computer Society Annual Symposium on VLSI. 182--187 . https:\/\/doi.org\/10.1109\/ISVLSI. 2011 .54 10.1109\/ISVLSI.2011.54 A. Gupta, S. Mandavalli, V.J. Mooney, K. Ling, A. Basu, H. Johan, and B. Tandianus. 2011. Low Power Probabilistic Floating Point Multiplier Design. In 2011 IEEE Computer Society Annual Symposium on VLSI. 182--187. https:\/\/doi.org\/10.1109\/ISVLSI.2011.54"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016898"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2016.7483885"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218621"},{"key":"e_1_3_2_1_16_1","volume-title":"Predictive technology model (PTM) website. Retrieved","author":"Nanoscale Integration and Modeling (NIMO) Group","year":"2019","unstructured":"Nanoscale Integration and Modeling (NIMO) Group . 2012. Predictive technology model (PTM) website. Retrieved April 8, 2019 from http:\/\/ptm.asu.edu Nanoscale Integration and Modeling (NIMO) Group. 2012. Predictive technology model (PTM) website. Retrieved April 8, 2019 from http:\/\/ptm.asu.edu"},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 49th Annual Design Automation Conference (DAC '12)","author":"Andrew","unstructured":"Andrew B. Kahng and Seokhyeong Kang. 2012. Accuracy-configurable Adder for Approximate Arithmetic Designs . In Proceedings of the 49th Annual Design Automation Conference (DAC '12) . ACM, New York, NY, USA, 820--825. https:\/\/doi.org\/10.1145\/2228360.2228509 10.1145\/2228360.2228509 Andrew B. Kahng and Seokhyeong Kang. 2012. Accuracy-configurable Adder for Approximate Arithmetic Designs. In Proceedings of the 49th Annual Design Automation Conference (DAC '12). ACM, New York, NY, USA, 820--825. https:\/\/doi.org\/10.1145\/2228360.2228509"},{"key":"e_1_3_2_1_18_1","unstructured":"Yann LeCun and Corinna Cortes. 2010. MNIST handwritten digit database. http:\/\/yann.lecun.com\/exdb\/mnist\/. (2010). http:\/\/yann.lecun.com\/exdb\/mnist\/  Yann LeCun and Corinna Cortes. 2010. MNIST handwritten digit database. http:\/\/yann.lecun.com\/exdb\/mnist\/. (2010). http:\/\/yann.lecun.com\/exdb\/mnist\/"},{"key":"e_1_3_2_1_19_1","first-page":"9","article-title":"New Metrics for the Reliability of Approximate and Probabilistic Adders","volume":"62","author":"Liang J.","year":"2013","unstructured":"J. Liang , J. Han , and F. Lombardi . 2013 . New Metrics for the Reliability of Approximate and Probabilistic Adders . IEEE Trans. Comput. 62 , 9 (Sep. 2013), 1760--1771. https:\/\/doi.org\/10.1109\/TC.2012.146 10.1109\/TC.2012.146 J. Liang, J. Han, and F. Lombardi. 2013. New Metrics for the Reliability of Approximate and Probabilistic Adders. IEEE Trans. Comput. 62, 9 (Sep. 2013), 1760--1771. https:\/\/doi.org\/10.1109\/TC.2012.146","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657022"},{"key":"e_1_3_2_1_21_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1--4.","author":"Liu C.","unstructured":"C. Liu , J. Han , and F. Lombardi . 2014. A low-power, high-performance approximate multiplier with configurable partial error recovery. In 2014 Design , Automation Test in Europe Conference Exhibition (DATE). 1--4. C. Liu, J. Han, and F. Lombardi. 2014. A low-power, high-performance approximate multiplier with configurable partial error recovery. In 2014 Design, Automation Test in Europe Conference Exhibition (DATE). 1--4."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194626"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE '15)","author":"Rahimi Abbas","unstructured":"Abbas Rahimi , Amirali Ghofrani , Kwang-Ting Cheng , Luca Benini , and Rajesh K. Gupta . 2015. Approximate Associative Memristive Memory for Energy-efficient GPUs . In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE '15) . EDA Consortium, San Jose, CA, USA, 1497--1502. http:\/\/dl.acm.org\/citation.cfm?id=2757012.2757158 Abbas Rahimi, Amirali Ghofrani, Kwang-Ting Cheng, Luca Benini, and Rajesh K. Gupta. 2015. Approximate Associative Memristive Memory for Energy-efficient GPUs. In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE '15). EDA Consortium, San Jose, CA, USA, 1497--1502. http:\/\/dl.acm.org\/citation.cfm?id=2757012.2757158"},{"key":"e_1_3_2_1_24_1","volume-title":"Retrieved","author":"Blind Review Ommitted For","year":"2019","unstructured":"Ommitted For Blind Review . 2019 . Source code for GA-based Design Space Exploration . Retrieved April 14, 2019 from https:\/\/github.com\/ihstein\/HEAP_ExplorationGA Ommitted For Blind Review. 2019. Source code for GA-based Design Space Exploration. Retrieved April 14, 2019 from https:\/\/github.com\/ihstein\/HEAP_ExplorationGA"},{"key":"e_1_3_2_1_25_1","first-page":"3","article-title":"Reducing Power by Optimizing the Necessary Precision\/Range of Floating-point Arithmetic","volume":"8","author":"Fai Tong Jonathan Ying","year":"2000","unstructured":"Jonathan Ying Fai Tong , David Nagle , and Rob. A. Rutenbar . 2000 . Reducing Power by Optimizing the Necessary Precision\/Range of Floating-point Arithmetic . IEEE Trans. Very Large Scale Integr. Syst. 8 , 3 (June 2000), 273--285. https:\/\/doi.org\/10.1109\/92.845894 10.1109\/92.845894 Jonathan Ying Fai Tong, David Nagle, and Rob. A. Rutenbar. 2000. Reducing Power by Optimizing the Necessary Precision\/Range of Floating-point Arithmetic. IEEE Trans. Very Large Scale Integr. Syst. 8, 3 (June 2000), 273--285. https:\/\/doi.org\/10.1109\/92.845894","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"e_1_3_2_1_28_1","volume-title":"Design and Performance Evaluation of Approximate Floating-Point Multipliers. 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","author":"Yin Peipei","year":"2016","unstructured":"Peipei Yin , Chenghua Wang , Weiqiang Liu , and Fabrizio Lombardi . 2016 . Design and Performance Evaluation of Approximate Floating-Point Multipliers. 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016), 296--301. Peipei Yin, Chenghua Wang, Weiqiang Liu, and Fabrizio Lombardi. 2016. Design and Performance Evaluation of Approximate Floating-Point Multipliers. 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016), 296--301."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.3113\/JSOA.2016.0058"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593156"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974661"}],"event":{"name":"ESWEEK '19: Fifteenth Embedded Systems Week","location":"New York NY USA","acronym":"ESWEEK '19","sponsor":["CEDA Council on Electronic Design Automation","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 30th International Workshop on Rapid System Prototyping (RSP'19)"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3339985.3358495","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3339985.3358495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:26:11Z","timestamp":1750206371000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3339985.3358495"}},"subtitle":["A Heterogeneous Approximate Floating-Point Multiplier for Error Tolerant Applications"],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":31,"alternative-id":["10.1145\/3339985.3358495","10.1145\/3339985"],"URL":"https:\/\/doi.org\/10.1145\/3339985.3358495","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}