{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:15Z","timestamp":1750221015110,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3339985.3358496","type":"proceedings-article","created":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T13:23:09Z","timestamp":1574860989000},"page":"15-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Evaluation of a Rack-Scale Disaggregated Memory Prototype for Cloud Data Centers"],"prefix":"10.1145","author":[{"given":"Josue V.","family":"Quiroga","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Marti","family":"Torrents","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Nehir","family":"Sonmez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Dimitris","family":"Theodoropoulos","sequence":"additional","affiliation":[{"name":"Foundation for Research and Technology Hellas"}]},{"given":"Ferad","family":"Zyulkyarov","sequence":"additional","affiliation":[{"name":"InbestMe"}]},{"given":"Mario","family":"Nemirovsky","sequence":"additional","affiliation":[{"name":"Clevernet Inc."}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Nikolaos Alachiotis Andreas Andronikakis Orion Papadakis Dimitris Theodoropoulos Dionisios Pnevmatikatos Dimitris Syrivelis Andrea Reale Kostas Katrinis George Zervas Vaibhawa Mishra etal 2019. dReDBox: A Disaggregated Architectural Perspective for Data Centers. In Hardware Accelerators in Data Centers. Springer 35--56.  Nikolaos Alachiotis Andreas Andronikakis Orion Papadakis Dimitris Theodoropoulos Dionisios Pnevmatikatos Dimitris Syrivelis Andrea Reale Kostas Katrinis George Zervas Vaibhawa Mishra et al. 2019. dReDBox: A Disaggregated Architectural Perspective for Data Centers. In Hardware Accelerators in Data Centers. Springer 35--56.","DOI":"10.1007\/978-3-319-92792-3_3"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSE-EUC-DCABES.2016.185"},{"key":"e_1_3_2_1_3_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1093--1098","author":"Bielski Maciej","year":"2018","unstructured":"Maciej Bielski , Ilias Syrigos , Kostas Katrinis , Dimitris Syrivelis , Andrea Reale , Dimitris Theodoropoulos , Nikolaos Alachiotis , D Pnevmatikatos , EH Pap , George Zervas , 2018 . dReDBox: materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1093--1098 . Maciej Bielski, Ilias Syrigos, Kostas Katrinis, Dimitris Syrivelis, Andrea Reale, Dimitris Theodoropoulos, Nikolaos Alachiotis, D Pnevmatikatos, EH Pap, George Zervas, et al. 2018. dReDBox: materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1093--1098."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","volume-title":"Atlas: Leveraging locks for non-volatile memory consistency. In ACM SIGPLAN Notices","author":"Chakrabarti Dhruva R","year":"2014","unstructured":"Dhruva R Chakrabarti , Hans- J Boehm , and Kumud Bhandari . 2014 . Atlas: Leveraging locks for non-volatile memory consistency. In ACM SIGPLAN Notices , Vol. 49 . ACM , 433--452. Dhruva R Chakrabarti, Hans-J Boehm, and Kumud Bhandari. 2014. Atlas: Leveraging locks for non-volatile memory consistency. In ACM SIGPLAN Notices, Vol. 49. ACM, 433--452."},{"key":"e_1_3_2_1_6_1","unstructured":"Paolo Faraboschi Kimberly Keeton Tim Marsland and Dejan S Milojicic. 2015. Beyond Processor-centric Operating Systems.. In HotOS.  Paolo Faraboschi Kimberly Keeton Tim Marsland and Dejan S Milojicic. 2015. Beyond Processor-centric Operating Systems.. In HotOS."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_1014"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2768405.2768406"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2017.05.129"},{"volume-title":"2ndInt\u00e2\u0102Źl Workshop Rack-Scale Computing (WRSC 15).","author":"Novakovic Stanko","key":"e_1_3_2_1_13_1","unstructured":"Stanko Novakovic , Paolo Faraboschi , Kimberly Keeton , Rob Schreiber , Edouard Bugnion , and Babak Falsafi . 2015. NeVer Mind networking: Using shared nonvolatile memory in scale-out software. In presentation , 2ndInt\u00e2\u0102Źl Workshop Rack-Scale Computing (WRSC 15). Stanko Novakovic, Paolo Faraboschi, Kimberly Keeton, Rob Schreiber, Edouard Bugnion, and Babak Falsafi. 2015. NeVer Mind networking: Using shared nonvolatile memory in scale-out software. In presentation, 2ndInt\u00e2\u0102Źl Workshop Rack-Scale Computing (WRSC 15)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5120\/8738-2991"},{"volume-title":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP). 1--8.","author":"Theodoropoulos D.","key":"e_1_3_2_1_15_1","unstructured":"D. Theodoropoulos , A. Reale , D. Syrivelis , M. Bielski , N. Alachiotis , and D. Pnevmatikatos . 2018. REMAP: Remote mEmory Manager for disAggregated Platforms . In 2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP). 1--8. D. Theodoropoulos, A. Reale, D. Syrivelis, M. Bielski, N. Alachiotis, and D. Pnevmatikatos. 2018. REMAP: Remote mEmory Manager for disAggregated Platforms. In 2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP). 1--8."},{"key":"e_1_3_2_1_16_1","unstructured":"Marti Torrents Josue Quiroga Tugberk Arkose Ferad Zyulkyarov and Mario Nemirovsky. [n. d.]. Resource utilization analysis in a disaggregated datacenter architecture. ([n. d.]).  Marti Torrents Josue Quiroga Tugberk Arkose Ferad Zyulkyarov and Mario Nemirovsky. [n. d.]. Resource utilization analysis in a disaggregated datacenter architecture. ([n. d.])."},{"key":"e_1_3_2_1_17_1","volume-title":"Jaswinder Pal Singh, and Anoop Gupta","author":"Woo Steven Cameron","year":"1995","unstructured":"Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh, and Anoop Gupta . 1995 . The SPLASH-2 programs: Characterization and methodological considerations. In ACM SIGARCH computer architecture news, Vol. 23 . ACM , 24--36. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. In ACM SIGARCH computer architecture news, Vol. 23. ACM, 24--36."},{"volume-title":"d.]. ZCU102 Evaluation Board User Guide UG1182 (v1.4)","year":"2018","key":"e_1_3_2_1_18_1","unstructured":"Xilinx. [n. d.]. ZCU102 Evaluation Board User Guide UG1182 (v1.4) October 4, 2018 . Xilinx. [n. d.]. ZCU102 Evaluation Board User Guide UG1182 (v1.4) October 4, 2018."}],"event":{"name":"ESWEEK '19: Fifteenth Embedded Systems Week","sponsor":["CEDA Council on Electronic Design Automation","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"New York NY USA","acronym":"ESWEEK '19"},"container-title":["Proceedings of the 30th International Workshop on Rapid System Prototyping (RSP'19)"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3339985.3358496","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3339985.3358496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:26:11Z","timestamp":1750206371000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3339985.3358496"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":18,"alternative-id":["10.1145\/3339985.3358496","10.1145\/3339985"],"URL":"https:\/\/doi.org\/10.1145\/3339985.3358496","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}