{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:23:55Z","timestamp":1763457835372,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2019,7,26]],"date-time":"2019-07-26T00:00:00Z","timestamp":1564099200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS1553264"],"award-info":[{"award-number":["CNS1553264"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001407","name":"Department of Science and Technology, Ministry of Science and Technology","doi-asserted-by":"publisher","award":["IFA12-ENG-23"],"award-info":[{"award-number":["IFA12-ENG-23"]}],"id":[{"id":"10.13039\/501100001407","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2019,9,30]]},"abstract":"<jats:p>Heterogeneous multichip architectures have gained significant interest in high-performance computing clusters to cater to a wide range of applications. In particular, heterogeneous systems with multiple multicore CPUs, GPUs, and memory have become common to meet application requirements. The shared resources like interconnection network in such systems pose significant challenges due to the diverse traffic requirements of CPUs and GPUs. Especially, the performance and energy consumption of inter-chip communication have remained a major bottleneck due to limitations imposed by off-chip wired links. To overcome these challenges, we propose a wireless interconnection network to provide energy-efficient, high-performance communication in heterogeneous multi-chip systems. Interference-free communication between GPUs and memory modules is achieved through directional wireless links, while omnidirectional wireless interfaces connect cores in the CPUs with other components in the system. Besides providing low-energy, high-bandwidth inter-chip communication, the wireless interconnection scales efficiently with system size to provide high performance across multiple chips. The proposed inter-chip wireless interconnection is evaluated on two system sizes with multiple CPU and multiple GPU chips, along with main memory modules. On a system with 4 CPU and 4 GPU chips, application runtime is sped up by 3.94\u00d7, packet energy is reduced by 94.4%, and packet latency is reduced by 58.34% as compared to baseline system with wired inter-chip interconnection.<\/jats:p>","DOI":"10.1145\/3340109","type":"journal-article","created":{"date-parts":[[2019,7,26]],"date-time":"2019-07-26T13:17:18Z","timestamp":1564147038000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Energy Efficient Chip-to-Chip Wireless Interconnection for Heterogeneous Architectures"],"prefix":"10.1145","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8799-2932","authenticated-orcid":false,"given":"Sri Harsha","family":"Gade","sequence":"first","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Meraj","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-8718","authenticated-orcid":false,"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amlan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,7,26]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"{n.d.}. AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK). Retrieved from http:\/\/developer.amd.com\/sdks\/amdappsdk\/.  {n.d.}. AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK). Retrieved from http:\/\/developer.amd.com\/sdks\/amdappsdk\/."},{"volume-title":"Proceedings of the GPU Technology Conference. nVIDIA.","year":"2013","author":"Barnes Levi","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2015.22"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.58"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_2_1_7_1","unstructured":"Ian Cutress. 2017. AMD\u2019s Future in Servers: New 7000-series CPUs Launched and EPYC Analysis. Retrieved from https:\/\/www.anandtech.com\/show\/11551\/amds-future-in-servers-new-7000-series-cpus-launched-and-epyc-analysis\/2.  Ian Cutress. 2017. AMD\u2019s Future in Servers: New 7000-series CPUs Launched and EPYC Analysis. Retrieved from https:\/\/www.anandtech.com\/show\/11551\/amds-future-in-servers-new-7000-series-cpus-launched-and-epyc-analysis\/2."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2643668"},{"volume-title":"Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201917)","author":"Gade S. H.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.09.004"},{"volume-title":"Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS\u201918)","author":"Gade S. H.","key":"e_1_2_1_12_1"},{"volume-title":"Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201918)","author":"Gade S. H.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","unstructured":"Mark Harris. 2013. Unified Memory in CUDA 6. Retrieved from https:\/\/devblogs.nvidia.com\/unified-memory-in-cuda-6\/.  Mark Harris. 2013. Unified Memory in CUDA 6. Retrieved from https:\/\/devblogs.nvidia.com\/unified-memory-in-cuda-6\/."},{"volume-title":"Proceedings of the 2016 IEEE Hot Chips 28 Symposium (HCS\u201916)","year":"2016","key":"e_1_2_1_15_1"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2015.2510199"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.55"},{"key":"e_1_2_1_18_1","unstructured":"Akhilesh Kumar and Malay Trivedi. 2017. Intel Xeon Scalable Processor Architecture Deep Dive. Retrieved from http:\/\/www.primeline-solutions.de\/files\/intel-xeon-scalable-architecture-deep-dive1.pdf.  Akhilesh Kumar and Malay Trivedi. 2017. Intel Xeon Scalable Processor Architecture Deep Dive. Retrieved from http:\/\/www.primeline-solutions.de\/files\/intel-xeon-scalable-architecture-deep-dive1.pdf."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2005.845533"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379640"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISAPM.2011.6105753"},{"key":"e_1_2_1_22_1","unstructured":"Jason Lawley. 2014. Understanding Performance of PCI Express Systems. Whitepaper. Xilinx.  Jason Lawley. 2014. Understanding Performance of PCI Express Systems. Whitepaper. Xilinx."},{"volume-title":"Proceedings of the 2017 IEEE 67th Electronic Components and Technology Conference (ECTC\u201917)","author":"Li L.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"volume-title":"Proceedings of the 2016 IEEE 66th Electronic Components and Technology Conference (ECTC\u201916)","author":"Mahajan R.","key":"e_1_2_1_25_1"},{"volume-title":"Proceedings of the 2014 Design, Automation Test in Europe Conference Exhibition (DATE\u201914)","author":"Matsutani H.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","first-page":"4","article-title":"Adaptive multi-voltage scaling with utilization prediction for energy-efficient wireless NoC","volume":"2","author":"Mondal H. K.","year":"2017","journal-title":"IEEE Trans. Sust. Comput."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2017.08.005"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"e_1_2_1_30_1","unstructured":"nVIDIA. 2017. NVIDIA DGX-1 System Architecture-The Fastest Platform for Deep Learning. nVIDIA. Retrieved from http:\/\/www.nvidia.com\/dgx1.  nVIDIA. 2017. NVIDIA DGX-1 System Architecture-The Fastest Platform for Deep Learning. nVIDIA. Retrieved from http:\/\/www.nvidia.com\/dgx1."},{"key":"e_1_2_1_31_1","unstructured":"nVIDIA. 2018. NVIDIA NVSWITCH-The World\u2019s Highest Bandwidth On-Node Switch. Retrieved from http:\/\/images.nvidia.com\/content\/pdf\/nvswitch-technical-overview.pdf.  nVIDIA. 2018. NVIDIA NVSWITCH-The World\u2019s Highest Bandwidth On-Node Switch. Retrieved from http:\/\/images.nvidia.com\/content\/pdf\/nvswitch-technical-overview.pdf."},{"volume-title":"Proceedings of the 8th European Conference on Antennas and Propagation (EuCAP\u201914)","author":"Samaiyar A.","key":"e_1_2_1_32_1"},{"volume-title":"Proceedings of the 2017 30th IEEE International System-on-Chip Conference (SOCC\u201917)","author":"Shamim M. S.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605093"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"volume-title":"State of the Market: Internet of Things","year":"2017","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","unstructured":"WikiChip. 2018. Infinity Fabric (IF)\u2014AMD. Retrieved from https:\/\/en.wikichip.org\/wiki\/amd\/infinity_fabric.  WikiChip. 2018. Infinity Fabric (IF)\u2014AMD. Retrieved from https:\/\/en.wikichip.org\/wiki\/amd\/infinity_fabric."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_1_39_1","first-page":"5","article-title":"UNION: A unified inter\/intrachip optical network for chip multiprocessors","volume":"22","author":"Wu X.","year":"2014","journal-title":"IEEE Trans. VLSI Syst."},{"key":"e_1_2_1_40_1","first-page":"6","article-title":"Architecture and design of multichannel millimeter-wave wireless NoC","volume":"31","author":"Yu X.","year":"2014","journal-title":"IEEE Des. Test"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4921463"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3340109","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3340109","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3340109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:31Z","timestamp":1750268971000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3340109"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,26]]},"references-count":39,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,9,30]]}},"alternative-id":["10.1145\/3340109"],"URL":"https:\/\/doi.org\/10.1145\/3340109","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2019,7,26]]},"assertion":[{"value":"2018-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-07-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}