{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T21:08:57Z","timestamp":1767992937951,"version":"3.49.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2019,6,19]],"date-time":"2019-06-19T00:00:00Z","timestamp":1560902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2014-SGR-1051,2014-SGR-1272"],"award-info":[{"award-number":["2014-SGR-1051,2014-SGR-1272"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007601","name":"Horizon 2020","doi-asserted-by":"publisher","award":["671578,754337"],"award-info":[{"award-number":["671578,754337"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006280","name":"Ministerio de Ciencia y Tecnolog\u00eda","doi-asserted-by":"crossref","award":["TIN2015- 65316-P,SEV-2015-0493"],"award-info":[{"award-number":["TIN2015- 65316-P,SEV-2015-0493"]}],"id":[{"id":"10.13039\/501100006280","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000005","name":"U.S. Department of Defense","doi-asserted-by":"publisher","award":["FA8075-14-D-0002-0007,TAT 15-1158"],"award-info":[{"award-number":["FA8075-14-D-0002-0007,TAT 15-1158"]}],"id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1642424"],"award-info":[{"award-number":["1642424"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. ACM Meas. Anal. Comput. Syst."],"published-print":{"date-parts":[[2019,6,19]]},"abstract":"<jats:p>The approaching end of DRAM scaling and expansion of emerging memory technologies is motivating a lot of research in future memory systems. Novel memory systems are typically explored by hardware simulators that are slow and often have a simplified or obsolete abstraction of the CPU. This study presents PROFET, an analytical model that predicts how an application's performance and energy consumption changes when it is executed on different memory systems. The model is based on instrumentation of an application execution on actual hardware, so it already takes into account CPU microarchitectural details such as the data prefetcher and out-of-order engine. PROFET is evaluated on two real platforms: Sandy Bridge-EP E5-2670 and Knights Landing Xeon Phi platforms with various memory configurations. The evaluation results show that PROFET's predictions are accurate, typically with only 2% difference from the values measured on actual hardware. We release the PROFET source code and all input data required for memory system and application profiling. The released package can be seamlessly installed and used on high-end Intel platforms.<\/jats:p>","DOI":"10.1145\/3341617.3326149","type":"journal-article","created":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T12:18:56Z","timestamp":1561033136000},"page":"1-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["PROFET"],"prefix":"10.1145","volume":"3","author":[{"given":"Milan","family":"Radulovic","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center &amp; Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rommel","family":"S\u00e1nchez Verdejo","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center &amp; Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Carpenter","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Petar","family":"Radojkovi\u0107","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center &amp; Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,19]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Arira Design. 2013. Hybrid Memory Cube Evaluation & Development Board. http:\/\/www.ariradesign.com\/hmc-board."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006708"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.32"},{"key":"e_1_2_1_4_1","unstructured":"Yokogawa Test & Measurement Corporation. {n.d.}. WT230 Digital Power Meter. https:\/\/cdn.tmi.yokogawa.com\/IM760401-01E.pdf."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2547387"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0215"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.346"},{"key":"e_1_2_1_11_1","volume-title":"The Sixteenth International Symposium on High-Performance Computer Architecture. 307--318","author":"Genbrugge D.","unstructured":"D. Genbrugge, S. Eyerman, and L. Eeckhout. 2010. Interval simulation: Raising the level of abstraction in architectural simulation. In The Sixteenth International Symposium on High-Performance Computer Architecture. 307--318."},{"key":"e_1_2_1_12_1","volume-title":"MLP yes! ILP no! International Conference on Architectural Support for Programming Languages and Operating Systems, Wild and Crazy Ideas Session (Oct","author":"Glew Andrew","year":"1998","unstructured":"Andrew Glew. 1998. MLP yes! ILP no! International Conference on Architectural Support for Programming Languages and Operating Systems, Wild and Crazy Ideas Session (Oct. 1998)."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/3207796"},{"key":"e_1_2_1_14_1","volume-title":"Intel\u00ae Xeon\u00ae Processor E5--1600\/E5--2600\/E5--4600 Product Families Datasheet -","author":"Intel Corporation","unstructured":"Intel Corporation. 2012a. Intel\u00ae Xeon\u00ae Processor E5--1600\/E5--2600\/E5--4600 Product Families Datasheet - Volume One. Technical Report 326508."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1543376"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855094"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/3050856"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006729"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_2_1_23_1","unstructured":"Peter Kogge Keren Bergman Shekhar Borkar Dan Campbell William Carlson William Dally Monty Denneau Paul Franzon William Harrod Kerry Hill Jon Hiller Sherman Karp Stephen Keckler Dean Klein Robert Lucas Mark Richards Al Scarpelli Steven Scott Allan Snavely Thomas Sterling R. Stanley Williams and Katherine Yelick. 2008. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems ."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/800052.801868"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_27_1","volume-title":"Technical Report TN-41-01.","author":"Technology Micron","year":"2007","unstructured":"Micron Technology, Inc. 2007. Calculating Memory System Power for DDR3. Technical Report TN-41-01."},{"key":"e_1_2_1_28_1","unstructured":"Micron Technology Inc. 2013. MT36JSF1G72PZ-1G6M1 8GB (x72 ECC DR) 240-Pin DDR3 RDIMM. http:\/\/www.micron.com\/~\/media\/documents\/products\/data-sheet\/modules\/parity_rdimm\/jsf36c1gx72pz.pdf."},{"key":"e_1_2_1_29_1","unstructured":"Partnership for Advanced Computing in Europe (PRACE). 2013. Unified European Applications Benchmark Suite. www.prace-ri.eu\/ueabs\/."},{"key":"e_1_2_1_30_1","volume-title":"Paul Carpenter, Petar Radojkovi\u00e7, Bruce Jacob, and Eduard Ayguad\u00e9.","author":"Radulovic Milan","year":"2019","unstructured":"Milan Radulovic, Rommel Sanchez Verdejo, Paul Carpenter, Petar Radojkovi\u00e7, Bruce Jacob, and Eduard Ayguad\u00e9. 2019. PROFET -- Analytical model that quantifies the impact of the main memory on application performance and system power and energy consumption. https:\/\/github.com\/bsc-mem\/PROFET."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240317"},{"key":"e_1_2_1_34_1","volume-title":"Race to Exascale: Opportunities and Challenges. Keynote Presentation at the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Sodani Avinash","unstructured":"Avinash Sodani. 2011. Race to Exascale: Opportunities and Challenges. Keynote Presentation at the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_2_1_36_1","volume-title":"SPEC CPU 2006","author":"Standard Performance Evaluation Corporation","year":"2006","unstructured":"Standard Performance Evaluation Corporation. {n.d.}. SPEC CPU 2006. http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_2_1_37_1","unstructured":"Rick Stevens Andy White Pete Beckman Ray Bair-ANL Jim Hack Jeff Nichols Al GeistORNL Horst Simon Kathy Yelick John Shalf-LBNL Steve Ashby Moe Khaleel-PNNL Michel McCoy Mark Seager Brent Gorda-LLNL John Morrison Cheryl Wampler-LANL James Peery Sudip Dosanjh Jim Ang-SNL Jim Davenport Tom Schlagel BNL Fred Johnson and Paul Messina. 2010. A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs. Presentation at Advanced Simulation and Computing Principal Investigators Meeting."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2010.38"},{"key":"e_1_2_1_39_1","volume-title":"Microbenchmarks for Detailed Validation and Tuning of Hardware Simulators. In 2017 International Conference on High Performance Computing Simulation (HPCS). 881--883","author":"Verdejo R. S.","unstructured":"R. S. Verdejo and P. Radojkovi\u0107. 2017. Microbenchmarks for Detailed Validation and Tuning of Hardware Simulators. In 2017 International Conference on High Performance Computing Simulation (HPCS). 881--883."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"container-title":["Proceedings of the ACM on Measurement and Analysis of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3341617.3326149","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3341617.3326149","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3341617.3326149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:29Z","timestamp":1750200089000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3341617.3326149"}},"subtitle":["Modeling System Performance and Energy Without Simulating the CPU"],"short-title":[],"issued":{"date-parts":[[2019,6,19]]},"references-count":36,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,6,19]]}},"alternative-id":["10.1145\/3341617.3326149"],"URL":"https:\/\/doi.org\/10.1145\/3341617.3326149","relation":{},"ISSN":["2476-1249"],"issn-type":[{"value":"2476-1249","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,19]]},"assertion":[{"value":"2019-06-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}