{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:01Z","timestamp":1750221001740,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,13]],"date-time":"2019-10-13T00:00:00Z","timestamp":1570924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,13]]},"DOI":"10.1145\/3349567.3351717","type":"proceedings-article","created":{"date-parts":[[2019,11,20]],"date-time":"2019-11-20T13:56:52Z","timestamp":1574258212000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A scalable stochastic number generator for phase change memory based in-memory stochastic processing"],"prefix":"10.1145","author":[{"given":"Supreeth Mysore","family":"Shivanandamurthy","sequence":"first","affiliation":[{"name":"University of Kentucky"}]},{"given":"Ishan G","family":"Thakkar","sequence":"additional","affiliation":[{"name":"University of Kentucky"}]},{"given":"Sayed Ahmad","family":"Salehi","sequence":"additional","affiliation":[{"name":"University of Kentucky"}]}],"member":"320","published-online":{"date-parts":[[2019,10,13]]},"reference":[{"volume-title":"MICRO","year":"2018","author":"Li S.","key":"e_1_3_2_1_1_1"},{"volume-title":"Proc. ASPDAC","year":"2016","author":"Kim K.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"I.G. Thakkar etal \"DyPhase: A Dynamic Phase Change Memory Architecture with Symmetric Write Latency and Restorable Endurance \" IEEE TCAD 2017.  I.G. Thakkar et al. \"DyPhase: A Dynamic Phase Change Memory Architecture with Symmetric Write Latency and Restorable Endurance \" IEEE TCAD 2017.","DOI":"10.1109\/VLSID.2017.6"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"G. W. Burr etal \"The inner workings of phase change memory: Lessons from prototype PCM devices \" IEEE Globecom 2010.  G. W. Burr et al. \"The inner workings of phase change memory: Lessons from prototype PCM devices \" IEEE Globecom 2010.","DOI":"10.1109\/GLOCOMW.2010.5700271"},{"volume-title":"ISCA","year":"2014","author":"Jiang L.","key":"e_1_3_2_1_5_1"}],"event":{"name":"CODES\/ISSS '19: International Conference on Hardware\/Software Codesign and System Synthesis","acronym":"CODES\/ISSS '19","location":"New York New York"},"container-title":["Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349567.3351717","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3349567.3351717","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:45Z","timestamp":1750206345000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349567.3351717"}},"subtitle":["work-in-progress"],"short-title":[],"issued":{"date-parts":[[2019,10,13]]},"references-count":5,"alternative-id":["10.1145\/3349567.3351717","10.1145\/3349567"],"URL":"https:\/\/doi.org\/10.1145\/3349567.3351717","relation":{},"subject":[],"published":{"date-parts":[[2019,10,13]]},"assertion":[{"value":"2019-10-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}