{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:02Z","timestamp":1750221002691,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,13]],"date-time":"2019-10-13T00:00:00Z","timestamp":1570924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,13]]},"DOI":"10.1145\/3349567.3351725","type":"proceedings-article","created":{"date-parts":[[2019,11,20]],"date-time":"2019-11-20T13:56:52Z","timestamp":1574258212000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DeVos: A learning-based delay model of voltage-scaled circuits"],"prefix":"10.1145","author":[{"given":"Dongning","family":"Ma","sequence":"first","affiliation":[{"name":"Villanova University"}]},{"given":"Siyu","family":"Shen","sequence":"additional","affiliation":[{"name":"Boston University"}]},{"given":"Xun","family":"Jiao","sequence":"additional","affiliation":[{"name":"Villanova University"}]}],"member":"320","published-online":{"date-parts":[[2019,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International journal of forecasting","author":"Scott Armstrong J","year":"1992","unstructured":"J Scott Armstrong Error measures for generalizing about forecasting methods: Empirical comparisons . International journal of forecasting , 1992 . J Scott Armstrong et al. Error measures for generalizing about forecasting methods: Empirical comparisons. International journal of forecasting, 1992."},{"volume-title":"DATE","year":"2015","key":"e_1_3_2_1_2_1","unstructured":"Jeremy Constantin et al. Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment . In DATE , 2015 . Jeremy Constantin et al. Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment. In DATE, 2015."},{"volume-title":"Wild: A workload-based learning model to predict dynamic delay of functional units","year":"2016","key":"e_1_3_2_1_3_1","unstructured":"Xun Jiao Wild: A workload-based learning model to predict dynamic delay of functional units . In ICCD. IEEE , 2016 . Xun Jiao et al. Wild: A workload-based learning model to predict dynamic delay of functional units. In ICCD. IEEE, 2016."},{"key":"e_1_3_2_1_4_1","unstructured":"Journal of machine learning research 201"},{"volume-title":"DAC","year":"2012","key":"e_1_3_2_1_5_1","unstructured":"Sanghamitra Roy et al. Predicting timing violations through instruction-level path sensitization analysis . In DAC , 2012 . Sanghamitra Roy et al. Predicting timing violations through instruction-level path sensitization analysis. In DAC, 2012."},{"volume-title":"DAC","year":"2015","key":"e_1_3_2_1_6_1","unstructured":"Muhammad Shafique et al. A low latency generic accuracy configurable adder . In DAC , 2015 . Muhammad Shafique et al. A low latency generic accuracy configurable adder. In DAC, 2015."},{"volume-title":"MICRO","year":"2011","key":"e_1_3_2_1_7_1","unstructured":"Jing Xin et al. Identifying and predicting timing-critical instructions to boost timing speculation . In MICRO , 2011 . Jing Xin et al. Identifying and predicting timing-critical instructions to boost timing speculation. In MICRO, 2011."},{"volume-title":"DAC","year":"2004","key":"e_1_3_2_1_8_1","unstructured":"Bo Zhai et al. Theoretical and practical limits of dynamic voltage scaling . In DAC , 2004 . Bo Zhai et al. Theoretical and practical limits of dynamic voltage scaling. In DAC, 2004."}],"event":{"name":"CODES\/ISSS '19: International Conference on Hardware\/Software Codesign and System Synthesis","acronym":"CODES\/ISSS '19","location":"New York New York"},"container-title":["Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349567.3351725","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3349567.3351725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:45Z","timestamp":1750206345000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349567.3351725"}},"subtitle":["work-in-progress"],"short-title":[],"issued":{"date-parts":[[2019,10,13]]},"references-count":8,"alternative-id":["10.1145\/3349567.3351725","10.1145\/3349567"],"URL":"https:\/\/doi.org\/10.1145\/3349567.3351725","relation":{},"subject":[],"published":{"date-parts":[[2019,10,13]]},"assertion":[{"value":"2019-10-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}