{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:03Z","timestamp":1751094243044,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,13]],"date-time":"2019-10-13T00:00:00Z","timestamp":1570924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,13]]},"DOI":"10.1145\/3349567.3351726","type":"proceedings-article","created":{"date-parts":[[2019,11,20]],"date-time":"2019-11-20T13:56:52Z","timestamp":1574258212000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["DORY: Lightweight memory hierarchy management for deep NN inference on IoT endnodes"],"prefix":"10.1145","author":[{"given":"Alessio","family":"Burrello","sequence":"first","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2019,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Google AI. 2015. OR tools. (2015). https:\/\/developers.google.com\/optimization\/  Google AI. 2015. OR tools. (2015). https:\/\/developers.google.com\/optimization\/"},{"volume-title":"International Conference on ACIVS. Springer, 89--100","key":"e_1_3_2_1_2_1","unstructured":"Leonardo Cecconi et al., 2017. Optimal tiling strategy for memory bandwidth reduction for cnns . In International Conference on ACIVS. Springer, 89--100 . Leonardo Cecconi et al., 2017. Optimal tiling strategy for memory bandwidth reduction for cnns. In International Conference on ACIVS. Springer, 89--100."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Daniele Palossi etal 2019. A 64mW DNN-based Visual Navigation Engine for Autonomous Nano-Drones. IEEE Internet of Things Journal (2019).  Daniele Palossi et al 2019. A 64mW DNN-based Visual Navigation Engine for Autonomous Nano-Drones. IEEE Internet of Things Journal (2019).","DOI":"10.1109\/JIOT.2019.2917066"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Maurice Peemen etal 2013. Memory-centric accelerator design for convolutional neural networks. In 2013 IEEE 31st ICCD.  Maurice Peemen et al. 2013. Memory-centric accelerator design for convolutional neural networks. In 2013 IEEE 31st ICCD.","DOI":"10.1109\/ICCD.2013.6657019"},{"volume-title":"IEEE 24th ASAP Conference","key":"e_1_3_2_1_6_1","unstructured":"Christian Pinto et al., 2013. A highly efficient, thread-safe software cache implementation for tightly-coupled multicore clusters . In IEEE 24th ASAP Conference Christian Pinto et al., 2013. A highly efficient, thread-safe software cache implementation for tightly-coupled multicore clusters. In IEEE 24th ASAP Conference"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Selma Saidi etal 2013. Optimizing two-dimensional DMA transfers for scratch-pad Based MPSoCs platforms. Microprocessors and Microsystems.  Selma Saidi et al. 2013. Optimizing two-dimensional DMA transfers for scratch-pad Based MPSoCs platforms. Microprocessors and Microsystems.","DOI":"10.1016\/j.micpro.2013.04.006"}],"event":{"name":"CODES\/ISSS '19: International Conference on Hardware\/Software Codesign and System Synthesis","acronym":"CODES\/ISSS '19","location":"New York New York"},"container-title":["Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349567.3351726","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3349567.3351726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:45Z","timestamp":1750206345000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349567.3351726"}},"subtitle":["work-in-progress"],"short-title":[],"issued":{"date-parts":[[2019,10,13]]},"references-count":7,"alternative-id":["10.1145\/3349567.3351726","10.1145\/3349567"],"URL":"https:\/\/doi.org\/10.1145\/3349567.3351726","relation":{},"subject":[],"published":{"date-parts":[[2019,10,13]]},"assertion":[{"value":"2019-10-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}