{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:33Z","timestamp":1750220853801,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,9]],"date-time":"2019-09-09T00:00:00Z","timestamp":1567987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union?s Horizon 2020","award":["765866"],"award-info":[{"award-number":["765866"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,9]]},"DOI":"10.1145\/3349801.3357136","type":"proceedings-article","created":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T12:58:02Z","timestamp":1569416282000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Towards Embedded Heterogeneous FPGA-GPU Smart Camera Architectures for CNN Inference"],"prefix":"10.1145","author":[{"given":"Walther","family":"Carballo-Hern\u00e1ndez","sequence":"first","affiliation":[{"name":"Department of Images, Perception Systems and Robotics, Institut Pascal, Aubi\u00e8re, France"}]},{"given":"Fran\u00e7ois","family":"Berry","sequence":"additional","affiliation":[{"name":"Department of Images, Perception Systems and Robotics, Institut Pascal, Aubi\u00e8re, France"}]},{"given":"Maxime","family":"Pelcat","sequence":"additional","affiliation":[{"name":"Department of Images, Institut National des Sciences Appliqu\u00e9es (INSA), des Rennes, IETR, UMR CNRS, Rennes, France"}]},{"given":"Miguel","family":"Arias-Estrada","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Instituto Nacional de Astrof\u00edsica, (\u00d3ptica y Electr\u00f3nica (INAOE), Puebla, Mexico"}]}],"member":"320","published-online":{"date-parts":[[2019,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3024918"},{"issue":"2","key":"e_1_3_2_1_2_1","first-page":"339","volume":"17","author":"Bittner R.","year":"2014","unstructured":"R. Bittner , E. Ruf , and A. Forin , \"Direct GPU\/FPGA communication Via PCI express,\" Cluster Computing the Journal of Networks, Software Tools and Applications , vol. 17 , no. 2 , pp. 339 -- 348 , June 2014 . R. Bittner, E. Ruf, and A. Forin, \"Direct GPU\/FPGA communication Via PCI express,\" Cluster Computing the Journal of Networks, Software Tools and Applications, vol. 17, no. 2, pp. 339--348, June 2014.","journal-title":"\"Direct GPU\/FPGA communication Via PCI express,\" Cluster Computing the Journal of Networks, Software Tools and Applications"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.02.005"},{"key":"e_1_3_2_1_4_1","volume-title":"Heterogeneous FFPGA+GPU Embedded Systems: Challenges and Opportunities,\" 7th International Workshop on High Performance Energy Efficient Embedded Systems HIP3ES","author":"Hosseinabady M.","year":"2019","unstructured":"M. Hosseinabady , M. A. BinZainol , and J. Nunez-Yanez , \" Heterogeneous FFPGA+GPU Embedded Systems: Challenges and Opportunities,\" 7th International Workshop on High Performance Energy Efficient Embedded Systems HIP3ES 2019 , April 2019. [Online]. Available: arXiv:1901.06331v2 M. Hosseinabady, M. A. BinZainol, and J. Nunez-Yanez, \"Heterogeneous FFPGA+GPU Embedded Systems: Challenges and Opportunities,\" 7th International Workshop on High Performance Energy Efficient Embedded Systems HIP3ES 2019, April 2019. [Online]. Available: arXiv:1901.06331v2"},{"key":"e_1_3_2_1_5_1","volume-title":"A Power Efficient Neural Network Implementation on Heterogeneous FPGA and GPU Devices","author":"Tu Y.","year":"2019","unstructured":"Y. Tu , S. Sadiq , Y. Tao , M. L. Shyu , and S. C. Chen , \" A Power Efficient Neural Network Implementation on Heterogeneous FPGA and GPU Devices ,\" July 2019 . Y. Tu, S. Sadiq, Y. Tao, M. L. Shyu, and S. C. Chen, \"A Power Efficient Neural Network Implementation on Heterogeneous FPGA and GPU Devices,\" July 2019."},{"key":"e_1_3_2_1_6_1","volume-title":"Faser, Stronger,\" Computer Vision and Pattern Recognition (CVPR","author":"Redmon J.","year":"2016","unstructured":"J. Redmon and A. Farhadi , \" YOLO9000: Better , Faser, Stronger,\" Computer Vision and Pattern Recognition (CVPR 2016 ), December 2016. [Online]. Available: arXiv:1612.08242v1 J. Redmon and A. Farhadi, \"YOLO9000: Better, Faser, Stronger,\" Computer Vision and Pattern Recognition (CVPR 2016), December 2016. [Online]. Available: arXiv:1612.08242v1"}],"event":{"name":"ICDSC 2019: 13th International Conference on Distributed Smart Cameras","sponsor":["University of Trento"],"location":"Trento Italy","acronym":"ICDSC 2019"},"container-title":["Proceedings of the 13th International Conference on Distributed Smart Cameras"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349801.3357136","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3349801.3357136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:20Z","timestamp":1750202600000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3349801.3357136"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,9]]},"references-count":6,"alternative-id":["10.1145\/3349801.3357136","10.1145\/3349801"],"URL":"https:\/\/doi.org\/10.1145\/3349801.3357136","relation":{},"subject":[],"published":{"date-parts":[[2019,9,9]]},"assertion":[{"value":"2019-09-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}