{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:13Z","timestamp":1750220833299,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,7,6]],"date-time":"2020-07-06T00:00:00Z","timestamp":1593993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,7,6]]},"DOI":"10.1145\/3350755.3400220","type":"proceedings-article","created":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T15:56:12Z","timestamp":1594310172000},"page":"587-589","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Giving Future(s) to Transactional Memory"],"prefix":"10.1145","author":[{"given":"Jingna","family":"Zeng","sequence":"first","affiliation":[{"name":"KTH Royal Institute of Technology & University of Lisbon, Stockholm, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seif","family":"Haridi","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology, Stockholm, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shady","family":"Issa","sequence":"additional","affiliation":[{"name":"INESC-ID & University of Lisbon, Lisbon, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Romano","sequence":"additional","affiliation":[{"name":"INESC-ID & University of Lisbon, Lisbon, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Rodrigues","sequence":"additional","affiliation":[{"name":"INESC-ID & University of Lisbon, Lisbon, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,7,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Kunal Agrawal Jeremy T Fineman and Jim Sukha. 2008. Nested parallelism in transactional memory. In PPoPP. 163--174.  Kunal Agrawal Jeremy T Fineman and Jim Sukha. 2008. Nested parallelism in transactional memory. In PPoPP. 163--174.","DOI":"10.1145\/1345206.1345232"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Woongki Baek and Christos Kozyrakis. 2009. NesTM: Implementing and Evaluating Nested Parallelism in Software Transactional Memory. In PACT (Raleigh NC USA).  Woongki Baek and Christos Kozyrakis. 2009. NesTM: Implementing and Evaluating Nested Parallelism in Software Transactional Memory. In PACT (Raleigh NC USA).","DOI":"10.1145\/1810479.1810528"},{"key":"e_1_3_2_1_3_1","volume-title":"Improving Parallelism in Hardware Transactional Memory. TACO 15, 1","author":"Dice Dave","year":"2018","unstructured":"Dave Dice , Maurice Herlihy , and Alex Kogan . 2018. Improving Parallelism in Hardware Transactional Memory. TACO 15, 1 ( 2018 ), 9:1--9:24. https:\/\/doi.org\/ 10.1145\/3177962 10.1145\/3177962 Dave Dice, Maurice Herlihy, and Alex Kogan. 2018. Improving Parallelism in Hardware Transactional Memory. TACO 15, 1 (2018), 9:1--9:24. https:\/\/doi.org\/ 10.1145\/3177962"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Dave Dice Yossi Lev Yujie Liu Victor Luchangco and Mark Moir. 2013. Using hardware transactional memory to correct and simplify and readers-writer lock algorithm. In PPoPP. 261--270.  Dave Dice Yossi Lev Yujie Liu Victor Luchangco and Mark Moir. 2013. Using hardware transactional memory to correct and simplify and readers-writer lock algorithm. In PPoPP. 261--270.","DOI":"10.1145\/2517327.2442542"},{"key":"e_1_3_2_1_5_1","volume-title":"Rodrigues","author":"Diegues Nuno","year":"2014","unstructured":"Nuno Diegues , Paolo Romano , and Lu\u00eds E. T . Rodrigues . 2014 . Virtues and limitations of commodity hardware transactional memory. In PACT. 3--14. Nuno Diegues, Paolo Romano, and Lu\u00eds E. T. Rodrigues. 2014. Virtues and limitations of commodity hardware transactional memory. In PACT. 3--14."},{"volume-title":"Transactional Memory. Foundations, Algorithms, Tools, and Applications","author":"Filipe Ricardo","key":"e_1_3_2_1_6_1","unstructured":"Ricardo Filipe and Joao Barreto . 2015. Nested Parallelism in Transactional Memory . In Transactional Memory. Foundations, Algorithms, Tools, and Applications . Springer , 192--209. Ricardo Filipe and Joao Barreto. 2015. Nested Parallelism in Transactional Memory. In Transactional Memory. Foundations, Algorithms, Tools, and Applications. Springer, 192--209."},{"key":"e_1_3_2_1_7_1","volume-title":"Middleware","author":"Gramoli Vincent","year":"2011","unstructured":"Vincent Gramoli and Rachid Guerraoui . 2011. Democratizing transactional programming . In Middleware 2011 . Springer , 1--19. Vincent Gramoli and Rachid Guerraoui. 2011. Democratizing transactional programming. In Middleware 2011. Springer, 1--19."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/4472.4478"},{"volume-title":"Transactional memory: Architectural support for lock-free data structures","author":"Herlihy Maurice","key":"e_1_3_2_1_9_1","unstructured":"Maurice Herlihy and J Eliot B Moss . 1993. Transactional memory: Architectural support for lock-free data structures . Vol. 21 . ACM. Maurice Herlihy and J Eliot B Moss. 1993. Transactional memory: Architectural support for lock-free data structures. Vol. 21. ACM."},{"key":"e_1_3_2_1_10_1","volume-title":"Extending hardware transactional memory capacity via rollback-only transactions and suspend\/resume. Distributed Computing","author":"Issa Shady","year":"2019","unstructured":"Shady Issa , Pascal Felber , Alexander Matveev , and Paolo Romano . 2019. Extending hardware transactional memory capacity via rollback-only transactions and suspend\/resume. Distributed Computing ( 2019 ), 1--22. Shady Issa, Pascal Felber, Alexander Matveev, and Paolo Romano. 2019. Extending hardware transactional memory capacity via rollback-only transactions and suspend\/resume. Distributed Computing (2019), 1--22."},{"key":"e_1_3_2_1_11_1","volume-title":"Workshop on Transactional Computing (Transact).","author":"Lev Yossi","year":"2007","unstructured":"Yossi Lev , Mark Moir , and Dan Nussbaum . 2007 . PhTM: Phased transactional memory . In Workshop on Transactional Computing (Transact). Yossi Lev, Mark Moir, and Dan Nussbaum. 2007. PhTM: Phased transactional memory. In Workshop on Transactional Computing (Transact)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Victor Pankratius and Ali-Reza Adl-Tabatabai. 2011. A study of transactional memory vs. locks in practice. In SPAA. 43--52.  Victor Pankratius and Ali-Reza Adl-Tabatabai. 2011. A study of transactional memory vs. locks in practice. In SPAA. 43--52.","DOI":"10.1145\/1989493.1989500"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Christopher J Rossbach Owen S Hofmann and Emmett Witchel. 2010. Is transactional programming actually easier?. In PPoPP. 47--56.  Christopher J Rossbach Owen S Hofmann and Emmett Witchel. 2010. Is transactional programming actually easier?. In PPoPP. 47--56.","DOI":"10.1145\/1837853.1693462"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/s004460050028"},{"volume-title":"NePalTM: design and implementation of nested parallelism for transactional memory systems","author":"Volos Haris","key":"e_1_3_2_1_15_1","unstructured":"Haris Volos , Adam Welc , Ali-Reza Adl-Tabatabai , Tatiana Shpeisman , Xinmin Tian , and Ravi Narayanaswamy . 2009. NePalTM: design and implementation of nested parallelism for transactional memory systems . In ECOOP. Springer , 123--147. Haris Volos, Adam Welc, Ali-Reza Adl-Tabatabai, Tatiana Shpeisman, Xinmin Tian, and Ravi Narayanaswamy. 2009. NePalTM: design and implementation of nested parallelism for transactional memory systems. In ECOOP. Springer, 123--147."},{"volume-title":"Performance evaluation of Intel\u00ae transactional synchronization extensions for high performance computing","author":"Yoo Richard M","key":"e_1_3_2_1_16_1","unstructured":"Richard M Yoo , Christopher J Hughes , Konrad Lai , and Ravi Rajwar . 2013. Performance evaluation of Intel\u00ae transactional synchronization extensions for high performance computing . In SC. IEEE , 1--11. Richard M Yoo, Christopher J Hughes, Konrad Lai, and Ravi Rajwar. 2013. Performance evaluation of Intel\u00ae transactional synchronization extensions for high performance computing. In SC. IEEE, 1--11."},{"key":"e_1_3_2_1_17_1","volume-title":"Spear","author":"Zardoshti Pantea","year":"2019","unstructured":"Pantea Zardoshti , Tingzhe Zhou , Pavithra Balaji , Michael L. Scott , and Michael F . Spear . 2019 . Simplifying Transactional Memory Support in C++. TACO 16, 3 (2019), 25:1--25:24. Pantea Zardoshti, Tingzhe Zhou, Pavithra Balaji, Michael L. Scott, and Michael F. Spear. 2019. Simplifying Transactional Memory Support in C++. TACO 16, 3 (2019), 25:1--25:24."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Jingna Zeng Joao Barreto Seif Haridi Lu\u00eds Rodrigues and Paolo Romano. 2016. The Future (s) of Transactional Memory. In ICPP. 442--451.  Jingna Zeng Joao Barreto Seif Haridi Lu\u00eds Rodrigues and Paolo Romano. 2016. The Future (s) of Transactional Memory. In ICPP. 442--451.","DOI":"10.1109\/ICPP.2016.57"},{"key":"e_1_3_2_1_19_1","volume-title":"Seif Haridi, Luis Rodrigues, and Paolo Romano.","author":"Zeng Jingna","year":"2019","unstructured":"Jingna Zeng , Shady Alaaeldin Issa , Seif Haridi, Luis Rodrigues, and Paolo Romano. 2019 . Investigating the Semantics of Futures in Transactional Memory Systems. Technical Report. INESC-ID, Lisbon, Portugal . Jingna Zeng, Shady Alaaeldin Issa, Seif Haridi, Luis Rodrigues, and Paolo Romano. 2019. Investigating the Semantics of Futures in Transactional Memory Systems. Technical Report. INESC-ID, Lisbon, Portugal."},{"key":"e_1_3_2_1_20_1","volume-title":"Spear","author":"Zhou Tingzhe","year":"2017","unstructured":"Tingzhe Zhou , Pantea Zardoshti , and Michael F . Spear . 2017 . Practical Experience with Transactional Lock Elision. In ICPP. 81--90. Tingzhe Zhou, Pantea Zardoshti, and Michael F. Spear. 2017. Practical Experience with Transactional Lock Elision. In ICPP. 81--90."}],"event":{"name":"SPAA '20: 32nd ACM Symposium on Parallelism in Algorithms and Architectures","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture","EATCS European Association for Theoretical Computer Science"],"location":"Virtual Event USA","acronym":"SPAA '20"},"container-title":["Proceedings of the 32nd ACM Symposium on Parallelism in Algorithms and Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3350755.3400220","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3350755.3400220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:35Z","timestamp":1750202015000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3350755.3400220"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,6]]},"references-count":20,"alternative-id":["10.1145\/3350755.3400220","10.1145\/3350755"],"URL":"https:\/\/doi.org\/10.1145\/3350755.3400220","relation":{},"subject":[],"published":{"date-parts":[[2020,7,6]]},"assertion":[{"value":"2020-07-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}