{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:48:16Z","timestamp":1774367296856,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358255","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"873-885","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["SWAP"],"prefix":"10.1145","author":[{"given":"Mayank","family":"Parasar","sequence":"first","affiliation":[{"name":"School of ECE at Georgia Institute of Technology"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"Department of ECE at the University of Toronto"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Department of ECE at Texas A&M University"}]},{"given":"Joshua San","family":"Miguel","sequence":"additional","affiliation":[{"name":"Department of ECE at the University of Wisconsin-Madison"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"School of ECE at Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"e_1_3_2_1_3_1","first-page":"322","volume-title":"A flow control mechanism to avoid message deadlock in k-ary n-cube networks,\" in Proceedings of the Fourth International Conference on High-Performance Computing","author":"Carrion C.","year":"1997","unstructured":"C. Carrion, R. Beivide, J. A. Gregorio, and F. Vallejo, \"A flow control mechanism to avoid message deadlock in k-ary n-cube networks,\" in Proceedings of the Fourth International Conference on High-Performance Computing, pp. 322--329, 1997."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2001.1746"},{"key":"e_1_3_2_1_5_1","first-page":"253","volume-title":"Static bubble: A framework for deadlock-free irregular on-chip topologies,\" in IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Ramrakhyani A.","year":"2017","unstructured":"A. Ramrakhyani and T. Krishna, \"Static bubble: A framework for deadlock-free irregular on-chip topologies,\" in IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 253--264, 2017."},{"key":"e_1_3_2_1_6_1","first-page":"201","volume-title":"An efficient, fully adaptive deadlock recovery scheme: DISHA,\" in Proceedings of the 22nd Annual International Symposium on Computer Architecture, (ISCA)","author":"Anjan K. V.","year":"1995","unstructured":"K. V. Anjan and T. M. Pinkston, \"An efficient, fully adaptive deadlock recovery scheme: DISHA,\" in Proceedings of the 22nd Annual International Symposium on Computer Architecture, (ISCA), pp. 201--210, 1995."},{"key":"e_1_3_2_1_7_1","first-page":"196","volume-title":"A case for bufferless routing in on-chip networks,\" in Proceedings of the 36th Annual International Symposium on Computer Architecture","author":"Moscibroda T.","year":"2009","unstructured":"T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks,\" in Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 196--207, 2009."},{"key":"e_1_3_2_1_8_1","first-page":"144","volume-title":"CHIPPER: A low-complexity bufferless deflection router,\" in Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture","author":"Fallin C.","year":"2011","unstructured":"C. Fallin, C. Craik, and O. Mutlu, \"CHIPPER: A low-complexity bufferless deflection router,\" in Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture, pp. 144--155, 2011."},{"key":"e_1_3_2_1_9_1","volume-title":"Synchronized progress in interconnection networks (SPIN): A new theory for deadlock freedom,\" in International Symposium on Computer Architecture ISCA","author":"Ramrakhyani A.","year":"2018","unstructured":"A. Ramrakhyani, P. V. Gratz, and T. Krishna, \"Synchronized progress in interconnection networks (SPIN): A new theory for deadlock freedom,\" in International Symposium on Computer Architecture ISCA, 2018."},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"MinBD: Minimally-buffered deflection routing for energy-efficient interconnect,\" in 2012 Sixth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","author":"Fallin C.","year":"2012","unstructured":"C. Fallin, G. Nazario, X. Yu, K. K. Chang, R. Ausavarungnirun, and O. Mutlu, \"MinBD: Minimally-buffered deflection routing for energy-efficient interconnect,\" in 2012 Sixth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS), pp. 1--10, 2012."},{"key":"e_1_3_2_1_11_1","first-page":"73","article-title":"Flit-reservation flow control","author":"Peh L.-S.","year":"2000","unstructured":"L.-S. Peh and W. J. Dally, \"Flit-reservation flow control,\" in Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, pp. 73--84, 2000.","journal-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"e_1_3_2_1_13_1","first-page":"77","volume-title":"Technology-driven, highly-scalable dragonfly topology,\" in Proceedings of the 35th Annual International Symposium on Computer Architecture","author":"Kim J.","year":"2008","unstructured":"J. Kim, W. J. Dally, S. Scott, and D. Abts, \"Technology-driven, highly-scalable dragonfly topology,\" in Proceedings of the 35th Annual International Symposium on Computer Architecture, pp. 77--88, 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"A new theory on forming acyclic channel dependency graph for the design of deadlock-free networks,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA)","author":"Ebrahimi M.","year":"2017","unstructured":"M. Ebrahimi and M. Daneshtalab, \"A new theory on forming acyclic channel dependency graph for the design of deadlock-free networks,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA), 2017."},{"key":"e_1_3_2_1_15_1","first-page":"298","volume-title":"PACT","author":"Aisopos K.","year":"2011","unstructured":"K. Aisopos, A. DeOrio, L.-S. Peh, and V. Bertacco, \"ARIADNE: agnostic reconfiguration in a disconnected network environment,\" in International Conference on Parallel Architectures and Compilation Techniques, PACT, pp. 298--309, 2011."},{"key":"e_1_3_2_1_16_1","volume-title":"uDIREC: Unified diagnosis and reconfiguration for frugal bypass of NoC faults,\" in Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Parikh R.","year":"2013","unstructured":"R. Parikh and V. Bertacco, \"uDIREC: Unified diagnosis and reconfiguration for frugal bypass of NoC faults,\" in Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2013."},{"key":"e_1_3_2_1_17_1","volume-title":"Automation and Test in Europe Conference (DATE)","author":"Lee D.","year":"2014","unstructured":"D. Lee, R. Parikh, and V. Bertacco, \"Brisk and limited-impact NoC routing reconfiguration,\" in Design, Automation and Test in Europe Conference (DATE), 2014."},{"key":"e_1_3_2_1_18_1","volume-title":"Power-aware NoCs through routing and topology reconfiguration,\" in Design Automation Conference (DAC)","author":"Parikh R.","year":"2014","unstructured":"R. Parikh, R. Das, and V. Bertacco, \"Power-aware NoCs through routing and topology reconfiguration,\" in Design Automation Conference (DAC), 2014."},{"key":"e_1_3_2_1_19_1","first-page":"592","volume-title":"IPDPS","author":"Chen L.","year":"2011","unstructured":"L. Chen, R. Wang, and T. M. Pinkston, \"Critical bubble scheme: An efficient implementation of globally aware network flow control,\" in 25th IEEE International Symposium on Parallel and Distributed Processing, IPDPS, pp. 592--603, 2011."},{"key":"e_1_3_2_1_20_1","first-page":"366","volume-title":"Worm-bubble flow control,\" in Proceedings of the 19th IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Chen L.","year":"2013","unstructured":"L. Chen and T. M. Pinkston, \"Worm-bubble flow control,\" in Proceedings of the 19th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 366--377, 2013."},{"key":"e_1_3_2_1_21_1","first-page":"353","volume-title":"Dimensional bubble flow control and fully adaptive routing in the 2-d mesh network on chip,\" in 2008 IEEE\/IPIP International Conference on Embedded and Ubiquitous Computing (EUC","author":"Xiao C.","year":"2008","unstructured":"C. Xiao, M. Zhang, Y. Dou, and Z. Zhao, \"Dimensional bubble flow control and fully adaptive routing in the 2-d mesh network on chip,\" in 2008 IEEE\/IPIP International Conference on Embedded and Ubiquitous Computing (EUC, pp. 353--358, 2008."},{"key":"e_1_3_2_1_22_1","first-page":"279","volume-title":"On-the-fly adaptive routing in high-radix hierarchical networks,\" in Proceedings of the 41st International Conference on Parallel Processing","author":"Garcia M.","year":"2012","unstructured":"M. Garcia, E. Vallejo, R. Beivide, M. Odriozola, C. Camarero, M. Valero, G. Rodriguez, J. Labarta, and C. Minkenberg, \"On-the-fly adaptive routing in high-radix hierarchical networks,\" in Proceedings of the 41st International Conference on Parallel Processing, pp. 279--288, 2012."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.970556"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.395404"},{"key":"e_1_3_2_1_26_1","first-page":"413","volume-title":"DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip,\" in Proceedings of the 38th Annual International Symposium on Computer Architecture","author":"Ma S.","year":"2011","unstructured":"S. Ma, N. Enright Jerger, and Z. Wang, \"DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip,\" in Proceedings of the 38th Annual International Symposium on Computer Architecture, pp. 413--424, 2011."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"e_1_3_2_1_28_1","first-page":"333","volume-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers,\" in Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Nicopoulos C. A.","year":"2006","unstructured":"C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"ViChaR: A dynamic virtual channel regulator for network-on-chip routers,\" in Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 333--346, 2006."},{"key":"e_1_3_2_1_29_1","first-page":"508","volume-title":"HPCA","author":"Samih A.","year":"2013","unstructured":"A. Samih, R. Wang, A. Krishna, C. Maciocco, T. C. Tai, and Y. Solihin, \"Energy-efficient interconnect via router parking,\" in 19th IEEE International Symposium on High Performance Computer Architecture, HPCA, pp. 508--519, 2013."},{"key":"e_1_3_2_1_30_1","volume-title":"NoRD: Node-router decoupling for effective power-gating of on-chip routers,\" in Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Chen L.","year":"2012","unstructured":"L. Chen and T. M. Pinkston, \"NoRD: Node-router decoupling for effective power-gating of on-chip routers,\" in Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2012."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1964.1088883"},{"key":"e_1_3_2_1_32_1","first-page":"433","volume-title":"Adaptive flow control for robust performance and energy,\" in Proceedings of the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Jafri S. A. R.","year":"2010","unstructured":"S. A. R. Jafri, Y.-J. Hong, M. Thottethodi, and T. N. Vijaykumar, \"Adaptive flow control for robust performance and energy,\" in Proceedings of the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 433--444, 2010."},{"key":"e_1_3_2_1_33_1","first-page":"9","volume-title":"Evaluating bufferless flow control for on-chip networks,\" in Proceedings of the 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip","author":"Michelogiannakis G.","year":"2010","unstructured":"G. Michelogiannakis, D. Sanchez, W. J. Dally, and C. Kozyrakis, \"Evaluating bufferless flow control for on-chip networks,\" in Proceedings of the 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip, pp. 9--16, IEEE Computer Society, 2010."},{"key":"e_1_3_2_1_34_1","first-page":"57","volume-title":"A very efficient distributed deadlock detection mechanism for wormhole networks,\" in Proceedings of the Fourth International Symposium on High-Performance Computer Architecture","author":"Lopez P.","year":"1998","unstructured":"P. Lopez, J. M. Martinez, and J. Duato, \"A very efficient distributed deadlock detection mechanism for wormhole networks,\" in Proceedings of the Fourth International Symposium on High-Performance Computer Architecture, pp. 57--66, 1998."},{"key":"e_1_3_2_1_35_1","first-page":"81","volume-title":"A new mechanism for congestion and deadlock resolution,\" in Proceedings of the International Conference on Parallel Processing","author":"Song Y. H.","unstructured":"Y. H. Song and T. M. Pinkston, \"A new mechanism for congestion and deadlock resolution,\" in Proceedings of the International Conference on Parallel Processing, pp. 81--, 2002."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_37_1","volume-title":"GARNET: A detailed on-chip network model inside a full-system simulator,\" in Proc of the IEEE International Symposium on Performance Analysis of Systems and Software","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator,\" in Proc of the IEEE International Symposium on Performance Analysis of Systems and Software, 2009."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442530"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"e_1_3_2_1_41_1","volume-title":"OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel,\" in Proc of the IEEE International Symposium on Performance Analysis of Systems and Software","author":"Kwon H.","year":"2017","unstructured":"H. Kwon and T. Krishna, \"OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel,\" in Proc of the IEEE International Symposium on Performance Analysis of Systems and Software, 2017."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358255","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:27:44Z","timestamp":1753828064000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358255"}},"subtitle":["Synchronized Weaving of Adjacent Packets for Network Deadlock Resolution"],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":41,"alternative-id":["10.1145\/3352460.3358255","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358255","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}