{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:58:26Z","timestamp":1783529906590,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":95,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1829524, 1829525, 1817077"],"award-info":[{"award-number":["1829524, 1829525, 1817077"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["Center for Research on Intelligent Storage and Processing-in-memory"],"award-info":[{"award-number":["Center for Research on Intelligent Storage and Processing-in-memory"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358262","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"807-820","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Binary Star"],"prefix":"10.1145","author":[{"given":"Xiao","family":"Liu","sequence":"first","affiliation":[{"name":"UC San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Roberts","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rachata","family":"Ausavarungnirun","sequence":"additional","affiliation":[{"name":"King Mongkut's University of Technology North Bangkok"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jishen","family":"Zhao","sequence":"additional","affiliation":[{"name":"UC San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling,\" in ISPASS","author":"Ahn J. H.","year":"2013","unstructured":"J. H. Ahn, S. Li, S. O, and N. P. Jouppi, \"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling,\" in ISPASS, 2013."},{"key":"e_1_3_2_1_2_1","volume-title":"Efficient scrub mechanisms for error-prone emerging memories,\" in HPCA","author":"Awasthi M.","year":"2012","unstructured":"M. Awasthi, M. Shevgoor, K. Sudan, B. Rajendran, R. Balasubramonian, and V. Srinivasan, \"Efficient scrub mechanisms for error-prone emerging memories,\" in HPCA, 2012."},{"key":"e_1_3_2_1_3_1","volume-title":"Zombie memory: Extending memory lifetime by reviving dead blocks,\" in ISCA","author":"Azevedo R.","year":"2013","unstructured":"R. Azevedo, J. D. Davis, K. Strauss, P. Gopalan, M. Manasse, and S. Yekhanin, \"Zombie memory: Extending memory lifetime by reviving dead blocks,\" in ISCA, 2013."},{"key":"e_1_3_2_1_4_1","volume-title":"Instances with 4 to 16 TB of memory and scale-out SAP HANA to 34 TB","author":"Barr J.","year":"2017","unstructured":"J. Barr, \"EC2 in-memory processing update: Instances with 4 to 16 TB of memory and scale-out SAP HANA to 34 TB,\" 2017."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","unstructured":"C. Cagli \"Characterization and modelling of electrode impact in HfO2-based RRAM \" in Proceedings of the Memory Workshop 2012."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2505464"},{"key":"e_1_3_2_1_8_1","volume-title":"Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices,\" in HPCA","author":"Cha S.","year":"2017","unstructured":"S. Cha, S. O, H. Shin, S. Hwang, K. Park, S. J. Jang, J. S. Choi, G. Y. Jin, Y. H. Son, H. Cho, J. H. Ahn, and N. S. Kim, \"Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices,\" in HPCA, 2017."},{"key":"e_1_3_2_1_9_1","volume-title":"RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory,\" ACM TACO","author":"Chen H.-M.","year":"2016","unstructured":"H.-M. Chen, C.-J. Wu, T. Mudge, and C. Chakrabarti, \"RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory,\" ACM TACO, 2016."},{"key":"e_1_3_2_1_10_1","volume-title":"Reliability study of a 128Mb phase change memory chip implemented with doped Ga-Sb-Ge with extraordinary thermal stability,\" in IEDM","author":"Chien W. C.","year":"2016","unstructured":"W. C. Chien, H. Y. Cheng, M. BrightSky, A. Ray, C. W. Yeh, W. Kim, R. Bruce, Y. Zhu, H. Y. Ho, H. L. Lung, and C. Lam, \"Reliability study of a 128Mb phase change memory chip implemented with doped Ga-Sb-Ge with extraordinary thermal stability,\" in IEDM, 2016."},{"key":"e_1_3_2_1_11_1","unstructured":"N. Christiansen \"Storage class memory support in the Windows OS \" in SNIA NVM Summit 2016."},{"key":"e_1_3_2_1_12_1","volume-title":"Persistent Memory,\" in SOSP","author":"Condit J.","year":"2009","unstructured":"J. Condit, E. B. Nightingale, C. Frost, E. Ipek, B. Lee, D. Burger, and D. Coetzee, \"Better I\/O Through Byte-addressable, Persistent Memory,\" in SOSP, 2009."},{"key":"e_1_3_2_1_13_1","volume-title":"Benchmarking cloud serving systems with YCSB,\" in SoCC","author":"Cooper B. F.","year":"2010","unstructured":"B. F. Cooper, A. Silberstein, E. Tam, R. Ramakrishnan, and R. Sears, \"Benchmarking cloud serving systems with YCSB,\" in SoCC, 2010."},{"key":"e_1_3_2_1_14_1","volume-title":"revision 5.11","author":"T. Council","year":"2010","unstructured":"T. Council, \"tpc-c benchmark, revision 5.11,\" 2010."},{"key":"e_1_3_2_1_15_1","unstructured":"K. Deierling \"Persistent memory over fabric \" in SNIA NVM Summit 2016."},{"key":"e_1_3_2_1_16_1","volume-title":"let it out of the box!\" in Open Server Summit","author":"Deierling K.","year":"2016","unstructured":"K. Deierling, \"Persistent memory over fabric: let it out of the box!\" in Open Server Summit, 2016."},{"key":"e_1_3_2_1_17_1","unstructured":"T. J. Dell \"A white paper on the benefits of chipkill-correct ECC for PC server main memory \" IBM Microelectronics Division 1997."},{"key":"e_1_3_2_1_18_1","unstructured":"C. Diaconu \"Microsoft SQL Hekaton -- Towards Large Scale Use of PM for In-memory Databases \" in SNIA NVM Summit 2016."},{"key":"e_1_3_2_1_19_1","unstructured":"B. Fitzpatrick \"Distributed caching with memcached \" Linux journal 2004."},{"key":"e_1_3_2_1_20_1","volume-title":"DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability,\" in HPCA","author":"Gong S.","year":"2018","unstructured":"S. Gong, J. Kim, S. Lym, M. Sullivan, H. David, and M. Erez, \"DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability,\" in HPCA, 2018."},{"key":"e_1_3_2_1_21_1","volume-title":"Reliability-aware data placement for heterogeneous memory architecture,\" in HPCA","author":"Gupta M.","year":"2018","unstructured":"M. Gupta, V. Sridharan, D. Roberts, A. Prodromou, A. Venkat, D. Tullsen, and R. Gupta, \"Reliability-aware data placement for heterogeneous memory architecture,\" in HPCA, 2018."},{"key":"e_1_3_2_1_22_1","unstructured":"HPE \"Memory RAS technologies in HPE ProLiant\/Synergy\/Blade servers \" 2019 https:\/\/psnow.ext.hpe.com\/doc?id=4aa4-3490enw.pdf."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"M.-Y. Hsiao \"A class of optimal minimum odd-weight-column SEC-DED codes \" IBM Journal of Research and Development 1970.","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_24_1","volume-title":"Cosmic rays don't strike twice: understanding the nature of DRAM errors and the implications for system design,\" in ASPLOS","author":"Hwang A. A.","year":"2012","unstructured":"A. A. Hwang, I. A. Stefanovici, and B. Schroeder, \"Cosmic rays don't strike twice: understanding the nature of DRAM errors and the implications for system design,\" in ASPLOS, 2012."},{"key":"e_1_3_2_1_25_1","volume-title":"Reliability, Availability, and Serviceability","author":"Family Intel Xeon","year":"2011","unstructured":"Intel, \"Intel Xeon Processor E7 Family: Reliability, Availability, and Serviceability,\" 2011, https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/xeon-e7-family-ras-server-paper.pdf."},{"key":"e_1_3_2_1_26_1","unstructured":"Intel \"An intro to MCDRAM (high bandwidth memory) on Knights Landing \" 2016 https:\/\/software.intel.com\/en-us\/blogs\/2016\/01\/20\/an-intro-to-mcdram-high-bandwidth-memory-on-knights-landing."},{"key":"e_1_3_2_1_27_1","volume-title":"Apache Pass is here!","author":"Intel","year":"2018","unstructured":"Intel, \"Intel launches Optane DIMMs up to 512GB: Apache Pass is here!\" 2018, https:\/\/www.anandtech.com\/show\/12828\/intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here."},{"key":"e_1_3_2_1_28_1","unstructured":"Intel \"Over-provisioning nand-based intel SSDs for better endurance \" 2018 https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/over-provisioning-nand-based-ssds-better-endurance-whitepaper.pdf."},{"key":"e_1_3_2_1_29_1","volume-title":"Big memory breakthrough for your biggest data challenges","year":"2019","unstructured":"\"Data-centric innovation spotlight series: Big memory breakthrough for your biggest data challenges,\" 2019, https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html."},{"key":"e_1_3_2_1_30_1","volume-title":"Persistent Memory Development Kit","year":"2019","unstructured":"Intel, \"PMDK: Persistent Memory Development Kit,\" 2019, https:\/\/github.com\/pmem\/pmdk\/."},{"key":"e_1_3_2_1_31_1","volume-title":"Efficient RAS support for die-stacked DRAM,\" in ITC","author":"Jeon H.","year":"2014","unstructured":"H. Jeon, G. H. Loh, and M. Annavaram, \"Efficient RAS support for die-stacked DRAM,\" in ITC, 2014."},{"key":"e_1_3_2_1_32_1","author":"Kang U.","year":"2010","unstructured":"U. Kang, H. Chung, S. Heo, D. Park, H. Lee, J. H. Kim, S. Ahn, S. Cha, J. Ahn, D. Kwon, J. Lee, H. Joo, W. Kim, D. H. Jang, N. S. Kim, J. Choi, T. Chung, J. Yoo, J. S. Choi, C. Kim, and Y. Jun, \"8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology,\" IEEE Journal of Solid-State Circuits, 2010.","journal-title":"\"8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology,\" IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_33_1","volume-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling,\" in The Memory Forum","author":"Kang U.","year":"2014","unstructured":"U. Kang, H.-s. Yu, C. Park, H. Zheng, J. Halbert, K. Bains, S. Jang, and J. S. Choi, \"Co-architecting controllers and DRAM to enhance DRAM process scaling,\" in The Memory Forum, 2014."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_2_1_35_1","volume-title":"Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory,\" in HPCA","author":"Kim J.","year":"2015","unstructured":"J. Kim, M. Sullivan, and M. Erez, \"Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory,\" in HPCA, 2015."},{"key":"e_1_3_2_1_36_1","unstructured":"S. Kim \"Area-efficient error protection for caches \" in DATE 2006."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_38_1","volume-title":"Delegated Persist Ordering,\" in MICRO","author":"Kolli A.","year":"2016","unstructured":"A. Kolli, J. Rosen, S. Diestelhorst, A. Saidi, S. Pelley, S. Liu, P. M. Chen, and T. F. Wenisch, \"Delegated Persist Ordering,\" in MICRO, 2016."},{"key":"e_1_3_2_1_39_1","volume-title":"Cyclic redundancy code (CRC) polynomial selection for embedded networks,\" in DSN","author":"Koopman P.","year":"2004","unstructured":"P. Koopman and T. Chakravarty, \"Cyclic redundancy code (CRC) polynomial selection for embedded networks,\" in DSN, 2004."},{"key":"e_1_3_2_1_40_1","unstructured":"A. Kopytov \"Sysbench manual \" MySQL AB 2012."},{"key":"e_1_3_2_1_41_1","volume-title":"Evaluating STT-RAM as an energy-efficient main memory alternative,\" in ISPASS","author":"K\u00fclt\u00fcrsay E.","year":"2013","unstructured":"E. K\u00fclt\u00fcrsay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu, \"Evaluating STT-RAM as an energy-efficient main memory alternative,\" in ISPASS, 2013."},{"key":"e_1_3_2_1_42_1","volume-title":"Architecting phase change memory as a scalable DRAM alternative,\" in ISCA","author":"Lee B. C.","year":"2009","unstructured":"B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, \"Architecting phase change memory as a scalable DRAM alternative,\" in ISCA, 2009."},{"key":"e_1_3_2_1_43_1","volume-title":"Pearson Education India","author":"Lin S.","year":"2004","unstructured":"S. Lin and D. J. Costello, Error control coding. Pearson Education India, 2004."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_46_1","volume-title":"Characterizing application memory error vulnerability to optimize datacenter cost via heterogeneous-reliability memory,\" in DSN","author":"Luo Y.","year":"2014","unstructured":"Y. Luo, S. Govindan, B. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu, B. Khessib, K. Vaid, and O. Mutlu, \"Characterizing application memory error vulnerability to optimize datacenter cost via heterogeneous-reliability memory,\" in DSN, 2014."},{"key":"e_1_3_2_1_47_1","volume-title":"Jenga: Efficient Fault Tolerance for Stacked DRAM,\" in ICCD","author":"Mappouras G.","year":"2017","unstructured":"G. Mappouras, A. Vahid, R. Calderbank, D. R. Hower, and D. J. Sorin, \"Jenga: Efficient Fault Tolerance for Stacked DRAM,\" in ICCD, 2017."},{"key":"e_1_3_2_1_48_1","volume-title":"Revisiting memory errors in large-scale production data centers: Analysis and modeling of new trends from the field,\" in DSN","author":"Meza J.","year":"2015","unstructured":"J. Meza, Q. Wu, S. Kumar, and O. Mutlu, \"Revisiting memory errors in large-scale production data centers: Analysis and modeling of new trends from the field,\" in DSN, 2015."},{"key":"e_1_3_2_1_49_1","volume-title":"A case for efficient hardware\/software cooperative management of storage and memory,\" in WEED","author":"Meza J.","year":"2013","unstructured":"J. Meza, Y. Luo, S. Khan, J. Zhao, Y. Xie, and O. Mutlu, \"A case for efficient hardware\/software cooperative management of storage and memory,\" in WEED, 2013."},{"key":"e_1_3_2_1_50_1","unstructured":"Micron \"Hybrid memory cube specification 2.1 \" 2014 http:\/\/http:\/\/www.hybridmemorycube.org\/."},{"key":"e_1_3_2_1_51_1","volume-title":"Breakthrough Nonvolatile Memory Technology","author":"Point Technology D","year":"2016","unstructured":"Micron, \"3D XPoint Technology: Breakthrough Nonvolatile Memory Technology,\" 2016, https:\/\/www.micron.com\/products\/advanced-solutions\/3d-xpoint-technology."},{"key":"e_1_3_2_1_52_1","unstructured":"J. Moyer \"Persistent memory in Linux \" in SNIA NVM Summit 2016."},{"key":"e_1_3_2_1_53_1","volume-title":"A systems architecture perspective,\" in IMW","author":"Mutlu O.","year":"2013","unstructured":"O. Mutlu, \"Memory scaling: A systems architecture perspective,\" in IMW, 2013."},{"key":"e_1_3_2_1_54_1","volume-title":"Rowhammer: A retrospective,\" IEEE TCAD","author":"Mutlu O.","year":"2019","unstructured":"O. Mutlu and J. S. Kim, \"Rowhammer: A retrospective,\" IEEE TCAD, 2019."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_3_2_1_56_1","volume-title":"FaultSim: A fast, configurable memory-reliability simulator for conventional and 3D-Stacked systems,\" ACM TACO","author":"Nair P. J.","year":"2015","unstructured":"P. J. Nair, D. A. Roberts, and M. K. Qureshi, \"FaultSim: A fast, configurable memory-reliability simulator for conventional and 3D-Stacked systems,\" ACM TACO, 2015."},{"key":"e_1_3_2_1_57_1","volume-title":"Citadel: Efficiently protecting stacked memory from TSV and large granularity failures,\" ACM TACO","author":"Nair P. J.","year":"2016","unstructured":"P. J. Nair, D. A. Roberts, and M. K. Qureshi, \"Citadel: Efficiently protecting stacked memory from TSV and large granularity failures,\" ACM TACO, 2016."},{"key":"e_1_3_2_1_58_1","volume-title":"XED: Exposing on-die error detection information for strong memory reliability,\" in ISCA","author":"Nair P. J.","year":"2016","unstructured":"P. J. Nair, V. Sridharan, and M. K. Qureshi, \"XED: Exposing on-die error detection information for strong memory reliability,\" in ISCA, 2016."},{"key":"e_1_3_2_1_59_1","volume-title":"An analysis of persistent memory use with WHISPER,\" in ASPLOS","author":"Nalli S.","year":"2017","unstructured":"S. Nalli, S. Haria, M. D. Hill, M. M. Swift, H. Volos, and K. Keeton, \"An analysis of persistent memory use with WHISPER,\" in ASPLOS, 2017."},{"key":"e_1_3_2_1_60_1","volume-title":"Whole-system persistence,\" in ASPLOS","author":"Narayanan D.","year":"2012","unstructured":"D. Narayanan and O. Hodson, \"Whole-system persistence,\" in ASPLOS, 2012."},{"key":"e_1_3_2_1_61_1","volume-title":"Steal but no force: Efficient Hardware-based Undo+Redo Logging for Persistent Memory Systems,\" in HPCA","author":"Ogleari M. A.","year":"2018","unstructured":"M. A. Ogleari, E. L. Miller, and J. Zhao, \"Steal but no force: Efficient Hardware-based Undo+Redo Logging for Persistent Memory Systems,\" in HPCA, 2018."},{"key":"e_1_3_2_1_62_1","volume-title":"A 3.2 Gbps\/pin 8 Gbit 1.0 V LPDDR4 SDRAM With Integrated ECC Engine for Sub-1 V DRAM Core Operation,\" IEEE Journal of Solid-State Circuits","author":"Oh T.","year":"2015","unstructured":"T. Oh, H. Chung, J. Park, K. Lee, S. Oh, S. Doo, H. Kim, C. Lee, H. Kim, J. Lee, J. Lee, K. Ha, Y. Choi, Y. Cho, Y. Bae, T. Jang, C. Park, K. Park, S. Jang, and J. S. Choi, \"A 3.2 Gbps\/pin 8 Gbit 1.0 V LPDDR4 SDRAM With Integrated ECC Engine for Sub-1 V DRAM Core Operation,\" IEEE Journal of Solid-State Circuits, 2015."},{"key":"e_1_3_2_1_63_1","unstructured":"Oracle \"MySQL \" 2019 https:\/\/www.mysql.com\/."},{"key":"e_1_3_2_1_64_1","volume-title":"Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices,\" in DSN","author":"Patel M.","year":"2019","unstructured":"M. Patel, J. S. Kim, H. Hassan, and O. Mutlu, \"Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices,\" in DSN, 2019."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_2_1_66_1","volume-title":"Memory persistency,\" in ISCA","author":"Pelley S.","year":"2014","unstructured":"S. Pelley, P. M. Chen, and T. F. Wenisch, \"Memory persistency,\" in ISCA, 2014."},{"key":"e_1_3_2_1_67_1","volume-title":"AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems,\" in DSN","author":"Qureshi M. K.","year":"2015","unstructured":"M. K. Qureshi, D. Kim, S. Khan, P. J. Nair, and O. Mutlu, \"AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems,\" in DSN, 2015."},{"key":"e_1_3_2_1_68_1","volume-title":"Improving read performance of phase change memories via write cancellation and write pausing,\" in HPCA","author":"Qureshi M. K.","year":"2010","unstructured":"M. K. Qureshi, M. M. Franceschini, and L. A. Lastras-Montano, \"Improving read performance of phase change memories via write cancellation and write pausing,\" in HPCA, 2010."},{"key":"e_1_3_2_1_69_1","volume-title":"Enhancing lifetime and security of PCM-based main memory with Start-gap wear leveling,\" in MICRO","author":"Qureshi M. K.","year":"2009","unstructured":"M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali, \"Enhancing lifetime and security of PCM-based main memory with Start-gap wear leveling,\" in MICRO, 2009."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_71_1","volume-title":"Memory access scheduling,\" in ISCA","author":"Rixner S.","year":"2000","unstructured":"S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens, \"Memory access scheduling,\" in ISCA, 2000."},{"key":"e_1_3_2_1_72_1","volume-title":"FAULTSIM: A fast, configurable memory-resilience simulator,\" in The Memory Forum: In conjunction with ISCA","author":"Roberts D.","year":"2014","unstructured":"D. Roberts and P. Nair, \"FAULTSIM: A fast, configurable memory-resilience simulator,\" in The Memory Forum: In conjunction with ISCA, 2014."},{"key":"e_1_3_2_1_73_1","volume-title":"an in-memory, column-oriented, relational database management system","author":"SAP","year":"2014","unstructured":"SAP, \"SAP HANA: an in-memory, column-oriented, relational database management system,\" 2014, http:\/\/www.saphana.com\/."},{"key":"e_1_3_2_1_74_1","volume-title":"Use ECP, not ECC, for hard failures in resistive memories,\" in ISCA","author":"Schechter S.","year":"2010","unstructured":"S. Schechter, G. H. Loh, K. Strauss, and D. Burger, \"Use ECP, not ECC, for hard failures in resistive memories,\" in ISCA, 2010."},{"key":"e_1_3_2_1_75_1","volume-title":"a large-scale field study,\" in SIGMETRICS","author":"Schroeder B.","year":"2009","unstructured":"B. Schroeder, E. Pinheiro, and W.-D. Weber, \"DRAM errors in the wild: a large-scale field study,\" in SIGMETRICS, 2009."},{"key":"e_1_3_2_1_76_1","volume-title":"Toward an efficient and reliable memory system,\" ISCA","author":"Seong N. H.","year":"2013","unstructured":"N. H. Seong, S. Yeo, and H.-H. S. Lee, \"Tri-level-cell phase change memory: Toward an efficient and reliable memory system,\" ISCA, 2013."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"crossref","unstructured":"J. Sim G. H. Loh V. Sridharan and M. O'Connor \"Resilient die-stacked DRAM caches \" in ISCA 2013.","DOI":"10.1145\/2485922.2485958"},{"key":"e_1_3_2_1_78_1","unstructured":"V. Sousa \"Phase change materials engineering for RESET current reduction \" in IMW 2012."},{"key":"e_1_3_2_1_79_1","volume-title":"Memory errors in modern systems: The good, the bad, and the ugly,\" in ASPLOS","author":"Sridharan V.","year":"2015","unstructured":"V. Sridharan, N. DeBardeleben, S. Blanchard, K. B. Ferreira, J. Stearley, J. Shalf, and S. Gurumurthi, \"Memory errors in modern systems: The good, the bad, and the ugly,\" in ASPLOS, 2015."},{"key":"e_1_3_2_1_80_1","volume-title":"The Non-Volatile Memory Technology Database (NVMDB)","author":"Suzuki K.","year":"2015","unstructured":"K. Suzuki and S. Swanson, \"The Non-Volatile Memory Technology Database (NVMDB),\" 2015, http:\/\/nvmdb.ucsd.edu."},{"key":"e_1_3_2_1_81_1","volume-title":"ECS: Error-correcting strings for lifetime improvements in nonvolatile memories,\" ACM TACO","author":"Swami S.","year":"2017","unstructured":"S. Swami, P. M. Palangappa, and K. Mohanram, \"ECS: Error-correcting strings for lifetime improvements in nonvolatile memories,\" ACM TACO, 2017."},{"key":"e_1_3_2_1_82_1","volume-title":"Going deeper with convolutions,\" in CVPR","author":"Szegedy C.","year":"2015","unstructured":"C. Szegedy, Wei Liu, Yangqing Jia, P. Sermanet, S. Reed, D. Anguelov, D. Erhan, V. Vanhoucke, and A. Rabinovich, \"Going deeper with convolutions,\" in CVPR, 2015."},{"key":"e_1_3_2_1_83_1","unstructured":"The Apache Software Foundation \"Spark \" 2014 http:\/\/spark.incubator.apache.org\/."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_85_1","volume-title":"Smart data fast","author":"DB","year":"2014","unstructured":"VoltDB, \"VoltDB: Smart data fast,\" 2014, http:\/\/voltdb.com\/."},{"key":"e_1_3_2_1_86_1","volume-title":"A meta-stable leakage phenomenon in DRAM charge storage - Variable hold time,\" in IEDM","author":"Yaney D. S.","year":"1987","unstructured":"D. S. Yaney, C. Y. Lu, R. A. Kohler, M. J. Kelly, and J. T. Nelson, \"A meta-stable leakage phenomenon in DRAM charge storage - Variable hold time,\" in IEDM, 1987."},{"key":"e_1_3_2_1_87_1","volume-title":"Flexible cache error protection using an ECC FIFO,\" in SC","author":"Yoon D. H.","year":"2009","unstructured":"D. H. Yoon and M. Erez, \"Flexible cache error protection using an ECC FIFO,\" in SC, 2009."},{"key":"e_1_3_2_1_88_1","volume-title":"Memory mapped ECC: low-cost error protection for last level caches,\" in ISCA","author":"Yoon D. H.","year":"2009","unstructured":"D. H. Yoon and M. Erez, \"Memory mapped ECC: low-cost error protection for last level caches,\" in ISCA, 2009."},{"key":"e_1_3_2_1_89_1","volume-title":"Virtualized ECC: Flexible reliability in main memory,\" IEEE micro","author":"Yoon D. H.","year":"2011","unstructured":"D. H. Yoon and M. Erez, \"Virtualized ECC: Flexible reliability in main memory,\" IEEE micro, 2011."},{"key":"e_1_3_2_1_90_1","volume-title":"FREE-p: Protecting non-volatile memory against both hard and soft errors,\" in HPCA","author":"Yoon D. H.","year":"2011","unstructured":"D. H. Yoon, N. Muralimanohar, J. Chang, P. Ranganathan, N. P. Jouppi, and M. Erez, \"FREE-p: Protecting non-volatile memory against both hard and soft errors,\" in HPCA, 2011."},{"key":"e_1_3_2_1_91_1","volume-title":"Memory module-level testing and error behaviors for phase change memory,\" in ICCD","author":"Zhang Z.","year":"2012","unstructured":"Z. Zhang, W. Xiao, N. Park, and D. J. Lilja, \"Memory module-level testing and error behaviors for phase change memory,\" in ICCD, 2012."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_93_1","volume-title":"Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design,\" in IEEE International Behavioral Modeling and Simulation Workshop","author":"Zhao W.","year":"2006","unstructured":"W. Zhao, E. Belhaire, Q. Mistral, C. Chappert, V. Javerliac, B. Dieny, and E. Nicolle, \"Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design,\" in IEEE International Behavioral Modeling and Simulation Workshop, 2006."},{"key":"e_1_3_2_1_94_1","volume-title":"A durable and energy efficient main memory using phase change memory technology,\" in ISCA","author":"Zhou P.","year":"2009","unstructured":"P. Zhou, B. Zhao, J. Yang, and Y. Zhang, \"A durable and energy efficient main memory using phase change memory technology,\" in ISCA, 2009."},{"key":"e_1_3_2_1_95_1","volume-title":"Controller for a Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued Out of Order","author":"Zuravleff W. K.","year":"1997","unstructured":"W. K. Zuravleff and T. Robinson, \"Controller for a Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued Out of Order,\" 1997."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358262","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358262","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:30:29Z","timestamp":1753828229000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358262"}},"subtitle":["Coordinated Reliability in Heterogeneous Memory Systems for High Performance and Scalability"],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":95,"alternative-id":["10.1145\/3352460.3358262","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358262","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}