{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:43:28Z","timestamp":1772725408634,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":80,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. Department of En- ergy\/National Nuclear Security Administration","award":["89233218CNA000001"],"award-info":[{"award-number":["89233218CNA000001"]}]},{"DOI":"10.13039\/100007297","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-16-1-2711"],"award-info":[{"award-number":["N00014-16-1-2711"]}],"id":[{"id":"10.13039\/100007297","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1850025"],"award-info":[{"award-number":["1850025"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358267","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"821-835","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Quantifying Memory Underutilization in HPC Systems and Using it to Improve Performance via Architecture Support"],"prefix":"10.1145","author":[{"given":"Gagandeep","family":"Panwar","sequence":"first","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}]},{"given":"Da","family":"Zhang","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}]},{"given":"Yihan","family":"Pang","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}]},{"given":"Mai","family":"Dahshan","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}]},{"given":"Nathan","family":"DeBardeleben","sequence":"additional","affiliation":[{"name":"Los Alamos National Laboratory, Los Alamos, USA"}]},{"given":"Binoy","family":"Ravindran","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}]},{"given":"Xun","family":"Jian","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. Graph500. https:\/\/graph500.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. LANL CTS-1 Grizzly - Tundra Extreme Scale Xeon E5-2695v4 18C 2.1GHz Intel Omni-Path. https:\/\/www.top500.org\/system\/178972."},{"key":"e_1_3_2_1_3_1","unstructured":"[n. d.]. LINPACK. http:\/\/www.netlib.org\/linpack\/."},{"key":"e_1_3_2_1_4_1","unstructured":"2017. Advanced Configuration and Power Interface Specification Version 6.2. https:\/\/uefi.org\/sites\/default\/files\/resources\/ACPI_6_2.pdf."},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. IEEE\/ACM International Conference for High Performance Storage, Networking, and Analysis (SC14)","author":"Agelastos A.","unstructured":"A. Agelastos, B. Allan, J. Brandt, P. Cassella, J. Enos, J. Fullop, A. Gentile, S. Monk, N. Naksinehaboon, J. Ogden, M. Rajan, M. Showerman, J. Stevenson, N. Taerat, and T. Tucker. 2014. Lightweight Distributed Metric Service: A Scalable Infrastructure for Continuous Monitoring of Large Scale Computing Systems and Applications. In Proc. IEEE\/ACM International Conference for High Performance Storage, Networking, and Analysis (SC14). IEEE\/ACM."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133386"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_8_1","volume-title":"Memory Overcommitment in the ESX Server. VMWare Technical Journal","author":"Banerjee Ishan","year":"2013","unstructured":"Ishan Banerjee, Fei Guo, Kiran Tati, and Rajesh Venkatasubramanian. 2013. Memory Overcommitment in the ESX Server. VMWare Technical Journal (2013). https:\/\/labs.vmware.com\/vmtj\/memory-overcommitment-in-the-esx-server."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Luiz Andr\u00c3\u013erroso and Urs H\u00c3\u00fclzle. 2009. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Synthesis Lectures on Computer Architecture. Morgan&ClayPool Publishers.","DOI":"10.1007\/978-3-031-01722-3"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00874ED3V01Y201809CAC046"},{"key":"e_1_3_2_1_11_1","volume-title":"Patterson","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015). arXiv:1508.03619 http:\/\/arxiv.org\/abs\/1508.03619"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_14_1","unstructured":"John Blackwood. 2012. An Overview of Kernel Text Page Replication in RedHawk Linux 6.3. https:\/\/www.concurrent-rt.com\/wp-content\/uploads\/2016\/11\/kernel-page-replication.pdf."},{"key":"e_1_3_2_1_15_1","unstructured":"Yuri Bubly. 2019. AMD Ryzen Memory Tweaking & Overclocking Guide. https:\/\/www.techpowerup.com\/review\/amd-ryzen-memory-tweaking-overclocking-guide\/9.html."},{"key":"e_1_3_2_1_16_1","unstructured":"Karthik Chandrasekar Christian Weis Yonghui Li Sven Goossens Matthias Jung Omar Naji Benny Akesson Norbert Wehn and Kees Goossens. [n. d.]. DRAMPower: Open-source DRAM Power & Energy Estimation Tool. URL: http:\/\/www.drampower.info."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_18_1","unstructured":"Sylvester Cash Charles Stephan Alicia Boozer. 2016. Optimizing Memory Performance of Lenovo Servers Based on Intel Xeon E7 v3 Processors. https:\/\/lenovopress.com\/lp0048.pdf."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2018.8644579"},{"key":"e_1_3_2_1_21_1","unstructured":"Jonathan Corbet. 2010. Memory compaction. https:\/\/lwn.net\/Articles\/368869\/."},{"key":"e_1_3_2_1_22_1","unstructured":"Neo Cui. 2017. Demonstrating the Memory RAS Features of Lenovo ThinkSystem Servers. https:\/\/lenovopress.com\/lp0778.pdf."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541941"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2012.35"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342015593158"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2714672"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224072"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00038"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2814328"},{"key":"e_1_3_2_1_30_1","unstructured":"Dave Glen. 2014. Optimized Client Computing With Dynamic Write Acceleration. https:\/\/www.micron.com\/~\/media\/documents\/products\/technical-marketing-brief\/brief_ssd_dynamic_write_accel.pdf."},{"key":"e_1_3_2_1_31_1","unstructured":"Mel Gorman. 2010. Memory Compaction v1. https:\/\/lwn.net\/Articles\/368854\/."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482101"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_34_1","volume-title":"Efficient Memory Disaggregation with Infiniswap. In 14th USENIX Symposium on Networked Systems Design and Implementation (NSDI 17)","author":"Gu Juncheng","unstructured":"Juncheng Gu, Youngmoon Lee, Yiwen Zhang, Mosharaf Chowdhury, and Kang G. Shin. 2017. Efficient Memory Disaggregation with Infiniswap. In 14th USENIX Symposium on Networked Systems Design and Implementation (NSDI 17). USENIX Association, Boston, MA, 649--667. https:\/\/www.usenix.org\/conference\/nsdi17\/technical-sessions\/presentation\/gu"},{"key":"e_1_3_2_1_35_1","unstructured":"HP. [n. d.]. CACTI. https:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_3_2_1_36_1","unstructured":"Intel. [n. d.]. Intel Xeon Processor E7 Family: Reliability Availability and Serviceability: Advanced data integrity and resiliency support for mission-critical deployments. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/xeon-e7-family-ras-server-paper.pdf."},{"key":"e_1_3_2_1_37_1","unstructured":"Intel. 2017. 5-Level Paging and 5-Level EPT. https:\/\/software.intel.com\/sites\/default\/files\/managed\/2b\/80\/5-level_paging_white_paper.pdf."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_2_1_39_1","unstructured":"JEDEC. 2009. DDR2 SDRAM SPECIFICATION. https:\/\/www.jedec.org\/system\/files\/docs\/JESD79-2F.pdf."},{"key":"e_1_3_2_1_40_1","unstructured":"JEDEC. 2012. DDR3 SDRAM SPECIFICATION. https:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-3F.pdf."},{"key":"e_1_3_2_1_41_1","unstructured":"JEDEC. 2017. JEDEC STANDARD DDR4 SDRAM JESD79-4B. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd79-4a."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2897898"},{"key":"e_1_3_2_1_43_1","volume-title":"Zimmer Jiewen Yao","author":"Vincent","year":"2015","unstructured":"Vincent J. Zimmer Jiewen Yao. 2015. A Tour beyond BIOS Memory Map Design in UEFI BIOS. https:\/\/firmware.intel.com\/sites\/default\/files\/resources\/A_Tour_Beyond_BIOS_Memory_Map_in%20UEFI_BIOS.pdf."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_48_1","volume-title":"How Rowhammer Could Be Used to Exploit Weaknesses in Computer Hardware. (march","author":"Lanteigne Mark","year":"2016","unstructured":"Mark Lanteigne. 2016. How Rowhammer Could Be Used to Exploit Weaknesses in Computer Hardware. (march 2016). http:\/\/www.thirdio.com\/rowhammer."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370250"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00031"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2017.8258257"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-013-0240-x"},{"key":"e_1_3_2_1_57_1","unstructured":"MICRON. 2015. DDR4 SDRAM LRDIMM MTA72ASS4G72LZ - 32GB. https:\/\/www.micron.com\/-\/media\/documents\/products\/data-sheet\/modules\/lrdimm\/ddr4\/ass72c4gx72lz.pdf."},{"key":"e_1_3_2_1_58_1","unstructured":"MICRON. 2017. 8Gb: x4 x8 x16 DDR4 SDRAM. https:\/\/classes.engineering.wustl.edu\/permanant\/cse260m\/images\/0\/0c\/8Gb_DDR4_SDRAM.pdf."},{"key":"e_1_3_2_1_59_1","unstructured":"MICRON. 2017. DDR4 SDRAM UDIMM MTA18ASF2G72AZ - 16GB. https:\/\/www.micron.com\/-\/media\/documents\/products\/data-sheet\/modules\/unbuffered_dimm\/ddr4\/asf18c2gx72az.pdf."},{"key":"e_1_3_2_1_60_1","unstructured":"MICRON. 2019. DDR4 SDRAM RDIMM: MTA144ASQ16G72PSZ - 128GB. https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/modules\/lrdimm\/ddr4\/asq144c16gx72psz.pdf."},{"key":"e_1_3_2_1_61_1","unstructured":"MICRON. 2019. DDR4 SDRAM RDIMM: MTA36ASF4G72PZ - 32GB. https:\/\/www.micron.com\/-\/media\/documents\/products\/data-sheet\/modules\/rdimm\/ddr4\/asf36c4gx72pz.pdf."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00055"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2907486"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_2_1_65_1","unstructured":"J. Thomas Pawlowski. 2018. In-person Interview."},{"key":"e_1_3_2_1_66_1","unstructured":"J. Thomas Pawlowski. 2019. Email Interview."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_68_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16)","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16). USENIX Association, Austin, TX, 565--581. https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl"},{"key":"e_1_3_2_1_69_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16)","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16). USENIX Association, Austin, TX, 565--581. https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815981"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_72_1","unstructured":"redhat. 2019. CACHE LIMITATIONS WITH NFS. https:\/\/access.redhat.com\/documentation\/en-us\/red_hat_enterprise_linux\/6\/html\/storage_administration_guide\/fscachelimitnfs."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2391229.2391236"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815972"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.043191126"},{"key":"e_1_3_2_1_76_1","volume-title":"Proceedings of the 2017 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC '17). USENIX Association","author":"Wang Jingjing","year":"2017","unstructured":"Jingjing Wang and Magdalena Balazinska. 2017. Elastic Memory Management for Cloud Data Analytics. In Proceedings of the 2017 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC '17). USENIX Association, Berkeley, CA, USA, 745--758. http:\/\/dl.acm.org\/citation.cfm?id=3154690.3154760"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.21"},{"key":"e_1_3_2_1_78_1","unstructured":"Wikichip. [n. d.]. Skylake (server) - Microarchitectures - Intel. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(server)."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2762308"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3023362"}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358267","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358267","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:29:33Z","timestamp":1753828173000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358267"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":80,"alternative-id":["10.1145\/3352460.3358267","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358267","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}