{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:27:58Z","timestamp":1779380878888,"version":"3.53.1"},"publisher-location":"New York, NY, USA","reference-count":74,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002790","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RGPIN-2019-05059"],"award-info":[{"award-number":["RGPIN-2019-05059"]}],"id":[{"id":"10.13039\/501100002790","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2019R1G1A1011403"],"award-info":[{"award-number":["NRF-2019R1G1A1011403"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358281","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"453-465","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Touch\u00e9"],"prefix":"10.1145","author":[{"given":"Seokin","family":"Hong","sequence":"first","affiliation":[{"name":"Kyungpook National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bulent","family":"Abali","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael B.","family":"Healy","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prashant J.","family":"Nair","sequence":"additional","affiliation":[{"name":"The University of British Columbia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903253"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"e_1_3_2_1_3_1","unstructured":"Alaa R Alameldeen and David A Wood. 2004. Frequent pattern compression: A significance-based compression scheme for L2 caches. Dept. Comp. Scie. Univ. Wisconsin-Madison Tech. Rep 1500 (2004)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665696"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522313"},{"key":"e_1_3_2_1_6_1","unstructured":"BBC Science. 2019. The End of Moore's Law: What Happens Next. https:\/\/www.sciencefocus.com\/future-technology\/when-the-chips-are-down\/. (2019). Accessed: 2019-03-08."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966489"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_9_1","unstructured":"Niladrish Chatterjee et al. 2012. USIMM: the Utah SImulated Memory Module A Simulation Infrastructure for the JWAC Memory Scheduling Championship."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.33"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2821163"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00051"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753256"},{"key":"e_1_3_2_1_15_1","volume-title":"Hsu","author":"Denehy Timothy E.","year":"2003","unstructured":"Timothy E. Denehy, Windsor W. Hsu, Timothy E. Denehy, and Windsor W. Hsu. 2003. Duplicate management for reference data. In Research Report RJ10305, IBM."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"e_1_3_2_1_19_1","unstructured":"P. Franaszek and J. Robinson. [n. d.]. Design and analysis of internal organizations for compressed random access memories. In IBM Report RC 21146 year=1998."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.36"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"e_1_3_2_1_22_1","volume-title":"Dally","author":"Han Song","year":"2015","unstructured":"Song Han, Huizi Mao, and William J. Dally. 2015. Deep Compression: Compressing Deep Neural Network with Pruning, Trained Quantization and Huffman Coding. CoRR abs\/1510.00149 (2015). arXiv:1510.00149 http:\/\/arxiv.org\/abs\/1510.00149"},{"key":"e_1_3_2_1_23_1","unstructured":"Bo Hong Demyn Plantenberg Darrell D. E. Long and Miriam Sivan-Zimet. 2004. Duplicate Data Elimination in a SAN File System. In MSST."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00034"},{"key":"e_1_3_2_1_25_1","unstructured":"Intel Inc. 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. (2016). Accessed: 2019-04-08."},{"key":"e_1_3_2_1_26_1","volume-title":"Broadwell: 5th Generation Intel Core i5 Processors. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/88095\/intel-core-i5-5675c-processor-4m-cache-up-to-3-60-ghz.html. (2019). Accessed: 2019-03-07","author":"Intel Inc. 2019.","unstructured":"Intel Inc. 2019. Broadwell: 5th Generation Intel Core i5 Processors. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/88095\/intel-core-i5-5675c-processor-4m-cache-up-to-3-60-ghz.html. (2019). Accessed: 2019-03-07."},{"key":"e_1_3_2_1_27_1","unstructured":"Intel Inc. 2019. Intel Ultra Path Interconnect: Directory-Based Protocol. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-scalable-family-technical-overview. (2019). Accessed: 2019-05-08."},{"key":"e_1_3_2_1_28_1","volume-title":"Ivy Bridge: Intel Core X-series Processors. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/77780\/intel-core-i7-4930k-processor-12m-cache-up-to-3-90-ghz.html.","author":"Intel Inc.","year":"2019","unstructured":"Intel Inc. 2019. Ivy Bridge: Intel Core X-series Processors. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/77780\/intel-core-i7-4930k-processor-12m-cache-up-to-3-90-ghz.html. (2019). Accessed: 2019-03-07."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_30_1","unstructured":"JEDEC Standard. 2015. DDR4 Standard. In JESD79-4."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967028"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Samira Khan et al. 2014. The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study. In The 2014 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS '14). ACM New York NY USA 519--532.","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.37"},{"key":"e_1_3_2_1_34_1","unstructured":"Nam Sung Kim Todd Austin and Trevor Mudge. [n. d.]. Low-energy data cache using sign compression and cache line bisection. Citeseer."},{"key":"e_1_3_2_1_35_1","volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 420--429","author":"Kim S.","unstructured":"S. Kim, J. Kim, J. Lee, and S. Hong. 2011. Residue cache: A low-energy low-area L2 cache architecture via compression and partial hits. In 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 420--429."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.12"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.42"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00048"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.57"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2831234"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2840807"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.38"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446056"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056021"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446064"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Erez Perelman et al. 2003. Using SimPoint for accurate and efficient simulation. ACM SIGMETRICS Performance Evaluation Review (2003).","DOI":"10.1145\/781064.781076"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_54_1","volume-title":"FAULTSIM: A fast, configurable memory-resilience simulator. In The Memory Forum: In conjunction with ISCA","author":"Roberts D","year":"2014","unstructured":"D Roberts and P Nair. 2014. FAULTSIM: A fast, configurable memory-resilience simulator. In The Memory Forum: In conjunction with ISCA, Vol. 41."},{"key":"e_1_3_2_1_55_1","volume-title":"Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 416--427","author":"G. Saileshwar","year":"2018","unstructured":"G. Saileshwar et al. 2018. Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 416--427."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00046"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.41"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976740"},{"key":"e_1_3_2_1_59_1","volume-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 62--73","author":"Sardashti S.","unstructured":"S. Sardashti and D. A. Wood. 2013. Decoupled compressed cache: Exploiting spatial locality for energy-optimized compressed caching. In 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 62--73."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.42"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3138805"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0303"},{"key":"e_1_3_2_1_65_1","volume-title":"Technology Quarterly: After Moore's Law. https:\/\/www.economist.com\/technology-quarterly\/2016-03-12\/after-moores-law.","author":"Economist The","year":"2019","unstructured":"The Economist. 2019. Technology Quarterly: After Moore's Law. https:\/\/www.economist.com\/technology-quarterly\/2016-03-12\/after-moores-law. (2019). Accessed: 2019-03-07."},{"key":"e_1_3_2_1_66_1","unstructured":"The Verge. 2019. Intel is forced to do less with Moore. https:\/\/www.theverge.com\/2018\/7\/19\/17590242\/intel-50th-anniversary-moores-law-history-chips-processors-future. (2019). Accessed: 2019-03-08."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918003"},{"key":"e_1_3_2_1_69_1","unstructured":"ESX VMware. 2010. Understanding Memory Resource Management in VMware ESX 4.1. (2010)."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746309"},{"key":"e_1_3_2_1_71_1","volume-title":"The SPEC2006 Benchmark Suite.","year":"2006","unstructured":"www.spec.org. 2006. The SPEC2006 Benchmark Suite. (2006)."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00010"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080243"}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358281","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:26:52Z","timestamp":1753828012000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358281"}},"subtitle":["Towards Ideal and Efficient Cache Compression By Mitigating Tag Area Overheads"],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":74,"alternative-id":["10.1145\/3352460.3358281","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358281","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}