{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:44:59Z","timestamp":1772725499804,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358290","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"479-492","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":37,"title":["SuperMem"],"prefix":"10.1145","author":[{"given":"Pengfei","family":"Zuo","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology, China, University of California Santa, Barbara, USA"}]},{"given":"Yu","family":"Hua","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, China"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California Santa, Barbara, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"e_1_3_2_1_2_1","article-title":"Spin-transfer torque magnetic random access memory (STT-MRAM)","volume":"9","author":"Apalkov Dmytro","year":"2013","unstructured":"Dmytro Apalkov, Alexey Khvalkovskiy, Steven Watts, Vladimir Nikitin, Xueti Tang, Daniel Lottis, Kiseok Moon, Xiao Luo, Eugene Chen, Adrian Ong, et al. 2013. Spin-transfer torque magnetic random access memory (STT-MRAM). ACM Journal on Emerging Technologies in Computing Systems (JETC) 9, 2 (2013), 13:1--13:35.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872377"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA). 107--119","author":"Awad A.","unstructured":"A. Awad, Y. Wang, D. Shands, and Y. Solihin. 2017. ObfusMem: A low-overhead access obfuscation for trusted memories. In Proceedings of the 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA). 107--119."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322250"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752947"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995914"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the International Solid-State Circuits Conference (ISSCC).","author":"Choi Youngdon","year":"2012","unstructured":"Youngdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo, et al. 2012. A 20nm 1.8 V 8Gb PRAM with 40MB\/s program bandwidth. In Proceedings of the International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_13_1","volume-title":"The design of Rijndael: AES-the advanced encryption standard","author":"Daemen Joan","unstructured":"Joan Daemen and Vincent Rijmen. 2013. The design of Rijndael: AES-the advanced encryption standard. Springer Science & Business Media."},{"key":"e_1_3_2_1_14_1","volume-title":"AMD Memory Encryption. AMD White Paper","author":"David Kaplan","year":"2016","unstructured":"Kaplan David, Powell Jeremy, and Woller Tom. 2016. AMD Memory Encryption. AMD White Paper (2016)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_16_1","volume-title":"A Latency-optimized and Energy-efficient Write Scheme in NVM-based Main Memory","author":"Guo Yuncheng","year":"2018","unstructured":"Yuncheng Guo, Yu Hua, and Pengfei Zuo. 2018. A Latency-optimized and Energy-efficient Write Scheme in NVM-based Main Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2018)."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST).","author":"Hwang Deukyeon","year":"2018","unstructured":"Deukyeon Hwang, Wook-Hee Kim, Youjip Won, and Beomseok Nam. 2018. Endurable transient inconsistency in byte-addressable persistent B+-tree. In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corporation. 2015. Introducing Intel Optane Technology - Bringing 3D XPoint Memory to Storage and Memory Products. https:\/\/newsroom.intel.com\/press-kits\/introducing-intelinteloptane-technology-bringing-3d-xpoint-memory-to-storage-andmemory-products\/."},{"key":"e_1_3_2_1_19_1","unstructured":"Intel Corporation. 2016. Deprecating the PCOMMIT Instruction. https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel Corporation. 2017. Intel\u00ae Architecture Instruction Set Extensions and Future Features Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/15\/architecture-instruction-set-extensions-programming-reference.pdf."},{"key":"e_1_3_2_1_21_1","unstructured":"Intel Corporation. 2018. Persistent memory programming. http:\/\/pmem.io\/."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080229"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195709"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703395"},{"key":"e_1_3_2_1_26_1","volume-title":"Dongsoo Lee, Seung Ryul Lee, Man Chang, Ji Hyun Hur, Young-Bae Kim, Chang-Jung Kim, David H Seo, Sunae Seo, U-In Chung, In-Kyeong Yoo, and Kinam Kim.","author":"Lee Myoung-Jae","year":"2011","unstructured":"Myoung-Jae Lee, Chang Bum Lee, Dongsoo Lee, Seung Ryul Lee, Man Chang, Ji Hyun Hur, Young-Bae Kim, Chang-Jung Kim, David H Seo, Sunae Seo, U-In Chung, In-Kyeong Yoo, and Kinam Kim. 2011. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x\/TaO2-x bilayer structures. Nature materials 10, 8 (2011), 625--630."},{"key":"e_1_3_2_1_27_1","volume-title":"Proceeding of the USENIX Conference on File and Storage Technologies (FAST).","author":"Lee Se Kwon","year":"2017","unstructured":"Se Kwon Lee, K Hyun Lim, Hyunsub Song, Beomseok Nam, and Sam H Noh. 2017. WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. In Proceeding of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_28_1","volume-title":"NIST Workshop on Modes of Operation.","author":"Lipmaa By H","unstructured":"By H Lipmaa, P. Rogaway, and D. Wagner. 2000. CTR-Mode Encryption, Comments to NIST concerning AES Modes of Operations. In NIST Workshop on Modes of Operation."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00035"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609344"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062205"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956575"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195983"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898087"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST).","author":"Xu Jian","year":"2016","unstructured":"Jian Xu and Steven Swanson. 2016. NOVA: A Log-structured File System for Hybrid Volatile\/Non-volatile Main Memories. In Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132761"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136502"},{"key":"e_1_3_2_1_48_1","volume-title":"Proceeding of the USENIX Conference on File and Storage Technologies (FAST).","author":"Yang Jun","year":"2015","unstructured":"Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, Khai Leong Yong, and Bingsheng He. 2015. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. In Proceeding of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00040"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694387"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694370"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322252"},{"key":"e_1_3_2_1_54_1","volume-title":"10th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage).","author":"Zuo Pengfei","year":"2018","unstructured":"Pengfei Zuo and Yu Hua. 2018. SecPM: a secure and persistent memory system for non-volatile memory. In 10th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage)."},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI).","author":"Zuo Pengfei","year":"2018","unstructured":"Pengfei Zuo, Yu Hua, and Jie Wu. 2018. Write-Optimized and High-Performance Hashing Index Scheme for Persistent Memory. In Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI)."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00043"}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358290","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:28:53Z","timestamp":1753828133000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358290"}},"subtitle":["Enabling Application-transparent Secure Persistent Memory with Low Overheads"],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":56,"alternative-id":["10.1145\/3352460.3358290","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358290","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}