{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T08:43:44Z","timestamp":1774428224275,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358294","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"1023-1036","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":55,"title":["Prefetched Address Translation"],"prefix":"10.1145","author":[{"given":"Artemiy","family":"Margaritov","sequence":"first","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitrii","family":"Ustiugov","sequence":"additional","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edouard","family":"Bugnion","sequence":"additional","affiliation":[{"name":"EPFL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"707","volume-title":"Agile paging: Exceeding the best of nested and shadow paging,\" in Proceedings of the 43rd International Symposium on Computer Architecture (ISCA)","author":"Gandhi J.","year":"2016","unstructured":"J. Gandhi, M. D. Hill, and M. M. Swift, \"Agile paging: Exceeding the best of nested and shadow paging,\" in Proceedings of the 43rd International Symposium on Computer Architecture (ISCA), 2016, pp. 707--718."},{"key":"e_1_3_2_1_2_1","unstructured":"Linley Group \"3D XPoint fetches data in a flash \" Microprocessor Report September 2015."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel \"5-level paging and 5-level EPT \" Intel White Paper 335252-002 May 2017."},{"key":"e_1_3_2_1_4_1","first-page":"258","volume-title":"CoLT: Coalesced large-reach TLBs,\" in Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Pham B.","year":"2012","unstructured":"B. Pham, V. Vaidyanathan, A. Jaleel, and A. Bhattacharjee, \"CoLT: Coalesced large-reach TLBs,\" in Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2012, pp. 258--269."},{"key":"e_1_3_2_1_5_1","first-page":"558","volume-title":"Increasing TLB reach by exploiting clustering in page translations,\" in Proceedings of the 20th IEEE Symposium on High-Performance Computer Architecture (HPCA)","author":"Pham B.","year":"2014","unstructured":"B. Pham, A. Bhattacharjee, Y. Eckert, and G. H. Loh, \"Increasing TLB reach by exploiting clustering in page translations,\" in Proceedings of the 20th IEEE Symposium on High-Performance Computer Architecture (HPCA), 2014, pp. 558--567."},{"key":"e_1_3_2_1_6_1","first-page":"444","volume-title":"Hybrid TLB coalescing: Improving TLB translation coverage under diverse fragmented memory allocations,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA)","author":"Park C. H.","year":"2017","unstructured":"C. H. Park, T. Heo, J. Jeong, and J. Huh, \"Hybrid TLB coalescing: Improving TLB translation coverage under diverse fragmented memory allocations,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA), 2017, pp. 444--456."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"G. Cox and A. Bhattacharjee \"Efficient address translation for architectures with multiple page sizes \" in Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXII) 2017 pp. 435--448.","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_3_2_1_8_1","first-page":"705","volume-title":"Coordinated and efficient huge page management with ingens,\" in Proceedings of the 12th Symposium on Operating System Design and Implementation (OSDI)","author":"Kwon Y.","year":"2016","unstructured":"Y. Kwon, H. Yu, S. Peter, C. J. Rossbach, and E. Witchel, \"Coordinated and efficient huge page management with ingens,\" in Proceedings of the 12th Symposium on Operating System Design and Implementation (OSDI), 2016, pp. 705--721."},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Large","author":"Pham B.","year":"2015","unstructured":"B. Pham, J. Vesel\u00fd, G. H. Loh, and A. Bhattacharjee, \"Large pages and lightweight memory management in virtualized environments: Can you have it both ways?\" in Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2015, pp. 1--12."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.21"},{"key":"e_1_3_2_1_11_1","first-page":"210","volume-title":"Prediction-based superpage-friendly TLB designs.\" in Proceedings of the 21st IEEE Symposium on High-Performance Computer Architecture (HPCA)","author":"Papadopoulou M.-M.","year":"2015","unstructured":"M.-M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos, \"Prediction-based superpage-friendly TLB designs.\" in Proceedings of the 21st IEEE Symposium on High-Performance Computer Architecture (HPCA), 2015, pp. 210--222."},{"key":"e_1_3_2_1_12_1","first-page":"237","volume-title":"Efficient virtual memory for big memory servers,\" in Proceedings of the 40th International Symposium on Computer Architecture (ISCA)","author":"Basu A.","year":"2013","unstructured":"A. Basu, J. Gandhi, J. Chang, M. D. Hill, and M. M. Swift, \"Efficient virtual memory for big memory servers,\" in Proceedings of the 40th International Symposium on Computer Architecture (ISCA), 2013, pp. 237--248."},{"key":"e_1_3_2_1_13_1","first-page":"178","volume-title":"Efficient memory virtualization: Reducing dimensionality of nested page walks,\" in Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Gandhi J.","year":"2014","unstructured":"J. Gandhi, A. Basu, M. D. Hill, and M. M. Swift, \"Efficient memory virtualization: Reducing dimensionality of nested page walks,\" in Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2014, pp. 178--189."},{"key":"e_1_3_2_1_14_1","first-page":"66","volume-title":"Redundant memory mappings for fast access to large memories,\" in Proceedings of the 42nd International Symposium on Computer Architecture (ISCA)","author":"Karakostas V.","year":"2015","unstructured":"V. Karakostas, J. Gandhi, F. Ayar, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. S. Unsal, \"Redundant memory mappings for fast access to large memories,\" in Proceedings of the 42nd International Symposium on Computer Architecture (ISCA), 2015, pp. 66--78."},{"key":"e_1_3_2_1_15_1","first-page":"457","volume-title":"Do-it-yourself virtual memory translation,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA)","author":"Alam H.","year":"2017","unstructured":"H. Alam, T. Zhang, M. Erez, and Y. Etsion, \"Do-it-yourself virtual memory translation,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA), 2017, pp. 457--468."},{"key":"e_1_3_2_1_16_1","first-page":"469","volume-title":"Rethinking TLB designs in virtualized environments: A very large part-of-memory TLB,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA)","author":"Ryoo J. H.","year":"2017","unstructured":"J. H. Ryoo, N. Gulur, S. Song, and L. K. John, \"Rethinking TLB designs in virtualized environments: A very large part-of-memory TLB,\" in Proceedings of the 44th International Symposium on Computer Architecture (ISCA), 2017, pp. 469--480."},{"key":"e_1_3_2_1_17_1","first-page":"48","volume-title":"Translation caching: skip, don't walk (the page table),\" in Proceedings of the 37th International Symposium on Computer Architecture (ISCA)","author":"Barr T. W.","year":"2010","unstructured":"T. W. Barr, A. L. Cox, and S. Rixner, \"Translation caching: skip, don't walk (the page table),\" in Proceedings of the 37th International Symposium on Computer Architecture (ISCA), 2010, pp. 48--59."},{"key":"e_1_3_2_1_18_1","first-page":"337","volume-title":"Hash, don't cache (the page table),\" in Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","author":"Yaniv I.","year":"2016","unstructured":"I. Yaniv and D. Tsafrir, \"Hash, don't cache (the page table),\" in Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 2016, pp. 337--350."},{"key":"e_1_3_2_1_19_1","volume-title":"Hardware and software support for virtualization, ser. Synthesis Lectures on Computer Architecture","author":"Bugnion E.","year":"2017","unstructured":"E. Bugnion, J. Nieh, and D. Tsafrir, Hardware and software support for virtualization, ser. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers, 2017."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"R. Bhargava B. Serebrin F. Spadini and S. Manne \"Accelerating two-dimensional page walks for virtualized systems \" in Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XIII) 2008 pp. 26--35.","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_21_1","first-page":"4","volume-title":"ACM","author":"Araujo J.","year":"2011","unstructured":"J. Araujo, R. Matos, P. Maciel, R. Matias, and I. Beicker, \"Experimental evaluation of software aging effects on the eucalyptus cloud computing infrastructure,\" in Proceedings of the Middleware 2011 Industry Track Workshop. ACM, 2011, p. 4."},{"key":"e_1_3_2_1_22_1","volume-title":"HUB: Hugepage ballooning in kernel-based virtual machines,\" in Proceedings of the 4th International Symposium on Memory Systems (MEMSYS)","author":"Hu J.","year":"2018","unstructured":"J. Hu, X. Bai, S. Sha, Y. Luo, X. Wang, and Z. Wang, \"HUB: Hugepage ballooning in kernel-based virtual machines,\" in Proceedings of the 4th International Symposium on Memory Systems (MEMSYS), 2018."},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of 15th USENIX Conference on File and Storage Technologies (FAST)","author":"Keeton K.","year":"2017","unstructured":"K. Keeton, \"Memory-driven computing,\" in Proceedings of 15th USENIX Conference on File and Storage Technologies (FAST), 2017."},{"key":"e_1_3_2_1_24_1","first-page":"365","volume-title":"Assessment of the effect of memory page retirement on system RAS against hardware faults,\" in Proceedings of the 36th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN)","author":"Tang D.","year":"2006","unstructured":"D. Tang, P. Carruthers, Z. Totari, and M. W. Shapiro, \"Assessment of the effect of memory page retirement on system RAS against hardware faults,\" in Proceedings of the 36th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN), 2006, pp. 365--370."},{"key":"e_1_3_2_1_25_1","unstructured":"\"Bad page offlining \" 2009. [Online]. Available: www.mcelog.org\/badpageofflining.html"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"J. Meza Q. Wu S. Kumar and O. Mutlu \"Revisiting memory errors in large-scale production data centers: Analysis and modeling of new trends from the field \" in Proceedings of the 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN) 2015 pp. 415--426.","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_27_1","first-page":"519","volume-title":"Mellow writes: Extending lifetime in resistive memories through selective slow write backs,\" in Proceedings of the 43rd International Symposium on Computer Architecture (ISCA)","author":"Zhang L.","year":"2016","unstructured":"L. Zhang, B. Neely, D. Franklin, D. B. Strukov, Y. Xie, and F. T. Chong, \"Mellow writes: Extending lifetime in resistive memories through selective slow write backs,\" in Proceedings of the 43rd International Symposium on Computer Architecture (ISCA), 2016, pp. 519--531."},{"key":"e_1_3_2_1_28_1","first-page":"385","volume-title":"Balancing performance and lifetime of MLC PCM by using a region retention monitor,\" in Proceedings of the 23rd IEEE Symposium on High-Performance Computer Architecture (HPCA)","author":"Zhang M.","year":"2017","unstructured":"M. Zhang, L. Zhang, L. Jiang, Z. Liu, and F. T. Chong, \"Balancing performance and lifetime of MLC PCM by using a region retention monitor,\" in Proceedings of the 23rd IEEE Symposium on High-Performance Computer Architecture (HPCA), 2017, pp. 385--396."},{"key":"e_1_3_2_1_29_1","first-page":"223","volume-title":"Supporting superpages in non-contiguous physical memory,\" in Proceedings of the 21st IEEE Symposium on High-Performance Computer Architecture (HPCA)","author":"Du Y.","year":"2015","unstructured":"Y. Du, M. Zhou, B. R. Childers, D. Moss\u00e9, and R. G. Melhem, \"Supporting superpages in non-contiguous physical memory,\" in Proceedings of the 21st IEEE Symposium on High-Performance Computer Architecture (HPCA), 2015, pp. 223--234."},{"key":"e_1_3_2_1_30_1","volume-title":"Learning from 3D NAND,\" Flash Memory Summit","author":"Sivaram S.","year":"2016","unstructured":"S. Sivaram, \"Storage class memory: Learning from 3D NAND,\" Flash Memory Summit, 2016. [Online]. Available: www.flashmemorysummit.com\/English\/Collaterals\/Proceedings\/2016\/20160809_Keynote4_WD_Sivaram.pdf"},{"key":"e_1_3_2_1_31_1","unstructured":"K. Suzuki and S. Swanson \"The non-volatile memory technology database (NVMDB).\" University of California San Diego Tech. Rep. CS2015-1011 2015."},{"key":"e_1_3_2_1_32_1","unstructured":"R. Kath \"Managing virtual memory \" 1993. [Online]. Available: msdn.microsoft.com\/en-us\/library\/ms810627.aspx"},{"key":"e_1_3_2_1_33_1","unstructured":"A. Arcangeli \"Transparent hugepage support \" KVMForum 2010."},{"key":"e_1_3_2_1_34_1","unstructured":"\"Galois \" 2018. [Online]. Available: iss.ices.utexas.edu\/?p=projects\/galois"},{"key":"e_1_3_2_1_35_1","first-page":"383","volume-title":"ACM","author":"Bhattacharjee A.","year":"2013","unstructured":"A. Bhattacharjee, \"Large-reach memory management unit caches,\" in Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 2013, pp. 383--394."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1087758"},{"key":"e_1_3_2_1_37_1","first-page":"1","volume-title":"Large-scale cluster management at Google with Borg,\" in Proceedings of the 10th European Conference on Computer Systems (EuroSys)","author":"Verma A.","year":"2015","unstructured":"A. Verma, L. Pedrosa, M. Korupolu, D. Oppenheimer, E. Tune, and J. Wilkes, \"Large-scale cluster management at Google with Borg,\" in Proceedings of the 10th European Conference on Computer Systems (EuroSys), 2015, pp. 1--17."},{"key":"e_1_3_2_1_38_1","first-page":"158","volume-title":"Profiling a warehouse-scale computer,\" in Proceedings of the 42nd International Symposium on Computer Architecture (ISCA)","author":"Kanev S.","year":"2015","unstructured":"S. Kanev, J. P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G.-Y. Wei, and D. Brooks, \"Profiling a warehouse-scale computer,\" in Proceedings of the 42nd International Symposium on Computer Architecture (ISCA), 2015, pp. 158--169."},{"key":"e_1_3_2_1_39_1","first-page":"3","volume-title":"ACM","author":"Van Schaik S.","year":"2017","unstructured":"S. Van Schaik, K. Razavi, B. Gras, H. Bos, and C. Giuffrida, \"RevAnC: A framework for reverse engineering hardware page table caches,\" in Proceedings of the 10th European Workshop on Systems Security. ACM, 2017, p. 3."},{"key":"e_1_3_2_1_40_1","unstructured":"\"libhugetlbfs(7) - Linux man page \" 2006. [Online]. Available: linux.die.net\/man\/7\/libhugetlbfs"},{"key":"e_1_3_2_1_41_1","first-page":"62","volume-title":"Shared last-level TLBs for chip multiprocessors,\" in Proceedings of the 17th IEEE Symposium on High-Performance Computer Architecture (HPCA)","author":"Bhattacharjee A.","year":"2011","unstructured":"A. Bhattacharjee, D. Lustig, and M. Martonosi, \"Shared last-level TLBs for chip multiprocessors,\" in Proceedings of the 17th IEEE Symposium on High-Performance Computer Architecture (HPCA), 2011, pp. 62--63."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445574"},{"key":"e_1_3_2_1_43_1","first-page":"195","volume-title":"Going the distance for TLB prefetching: An application-driven study,\" in Proceedings of the 29th International Symposium on Computer Architecture (ISCA)","author":"Kandiraju G. B.","year":"2002","unstructured":"G. B. Kandiraju and A. Sivasubramaniam, \"Going the distance for TLB prefetching: An application-driven study,\" in Proceedings of the 29th International Symposium on Computer Architecture (ISCA), 2002, pp. 195--206."},{"key":"e_1_3_2_1_44_1","unstructured":"Intel \"Intel Itanium\u00a9 architecture software developer's manual Volume 2 \" 2010. [Online]. Available: www.intel.com\/content\/www\/us\/en\/processors\/itanium\/itanium-architecture-software-developer-rev-2-3-vol-2-manual.html"},{"key":"e_1_3_2_1_45_1","unstructured":"IBM \"Power ISA version 2.07 B \" 2018. [Online]. Available: https:\/\/openpowerfoundation.org\/?resource_lib=ibm-power-isa-version-2-07-b"},{"key":"e_1_3_2_1_46_1","unstructured":"Sun Microsystems \"UltraSPARC T2 supplement to the UltraSPARC architecture \" 2007. [Online]. Available: https:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/t2-13-ust2-uasuppl-draft-p-ext-1537760.html"},{"key":"e_1_3_2_1_47_1","first-page":"307","volume-title":"SpecTLB: A mechanism for speculative address translation,\" in Proceedings of the 38th International Symposium on Computer Architecture (ISCA)","author":"Barr T. W.","year":"2011","unstructured":"T. W. Barr, A. L. Cox, and S. Rixner, \"SpecTLB: A mechanism for speculative address translation,\" in Proceedings of the 38th International Symposium on Computer Architecture (ISCA), 2011, pp. 307--318."},{"key":"e_1_3_2_1_48_1","volume-title":"Practical, transparent operating system support for superpages,\" in Proceedings of the 5th Symposium on Operating System Design and Implementation (OSDI)","author":"Navarro J.","year":"2002","unstructured":"J. Navarro, S. Iyer, P. Druschel, and A. L. Cox, \"Practical, transparent operating system support for superpages,\" in Proceedings of the 5th Symposium on Operating System Design and Implementation (OSDI), 2002."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"M. Talluri and M. D. Hill \"Surpassing the TLB performance of superpages with less operating system support \" in Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI) 1994 pp. 171--182.","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_50_1","first-page":"19","volume-title":"Spectre attacks: Exploiting speculative execution,\" in Proceedings of the 40th IEEE Symposium on Security and Privacy (SP)","author":"Kocher P.","year":"2019","unstructured":"P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, \"Spectre attacks: Exploiting speculative execution,\" in Proceedings of the 40th IEEE Symposium on Security and Privacy (SP), 2019, pp. 19--37."},{"key":"e_1_3_2_1_51_1","first-page":"973","volume-title":"Meltdown: Reading kernel memory from user space,\" in Proceedings of the 27th USENIX Security Symposium","author":"Lipp M.","year":"2018","unstructured":"M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg, \"Meltdown: Reading kernel memory from user space,\" in Proceedings of the 27th USENIX Security Symposium, 2018, pp. 973--990."},{"key":"e_1_3_2_1_52_1","first-page":"991","volume-title":"Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution,\" in Proceedings of the 27th USENIX Security Symposium","author":"Bulck J. V.","year":"2018","unstructured":"J. V. Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx, \"Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution,\" in Proceedings of the 27th USENIX Security Symposium, 2018, pp. 991--1008."},{"key":"e_1_3_2_1_53_1","first-page":"63","volume-title":"Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXII)","author":"Bhattacharjee A.","year":"2017","unstructured":"A. Bhattacharjee, \"Translation-triggered prefetching,\" in Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXII), 2017, pp. 63--76."},{"key":"e_1_3_2_1_54_1","first-page":"476","volume-title":"Revisiting hardware-assisted page walks for virtualized systems,\" in Proceedings of the 39th International Symposium on Computer Architecture (ISCA)","author":"Ahn J.","year":"2012","unstructured":"J. Ahn, S. Jin, and J. Huh, \"Revisiting hardware-assisted page walks for virtualized systems,\" in Proceedings of the 39th International Symposium on Computer Architecture (ISCA), 2012, pp. 476--487."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"C. Waldspurger \"Memory resource management in VMware ESX server \" Proceedings of the 5th Symposium on Operating Systems Design and Implementation (OSDI) 2002.","DOI":"10.1145\/1060289.1060307"}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358294","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:28:38Z","timestamp":1753828118000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358294"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":55,"alternative-id":["10.1145\/3352460.3358294","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358294","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}