{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:52:07Z","timestamp":1775598727271,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358300","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"996-1008","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["Temporal Prefetching Without the Off-Chip Metadata"],"prefix":"10.1145","author":[{"given":"Hao","family":"Wu","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas"}]},{"given":"Krishnendra","family":"Nathella","sequence":"additional","affiliation":[{"name":"Arm Inc., Austin, Texas"}]},{"given":"Joseph","family":"Pusdesris","sequence":"additional","affiliation":[{"name":"Arm Inc., Austin, Texas"}]},{"given":"Dam","family":"Sunwoo","sequence":"additional","affiliation":[{"name":"Arm Inc., Austin, Texas"}]},{"given":"Akanksha","family":"Jain","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas"}]},{"given":"Calvin","family":"Lin","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin Austin, Texas"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2nd Data Prefetching Championship","year":"2015","unstructured":"2015. 2nd Data Prefetching Championship (2015). http:\/\/comparch-conf.gatech.edu\/dpc2"},{"key":"e_1_3_2_1_2_1","volume-title":"2nd Cache Replacement Championship","year":"2017","unstructured":"2017. 2nd Cache Replacement Championship (2017). http:\/\/crc2.ece.tamu.edu\/"},{"key":"e_1_3_2_1_3_1","first-page":"5","article-title":"Effective Hardware-Based Data Prefetching for High-Performance Processors","volume":"44","author":"Baer Jean-Loup","year":"1995","unstructured":"Jean-Loup Baer and Tien-Fu Chen. 1995. Effective Hardware-Based Data Prefetching for High-Performance Processors. IEEE Trans. Comput. 44, 5 (May 1995), 609--623.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"e_1_3_2_1_5_1","unstructured":"Shekhar Borkar. 2011. The Exascale Challenge. https:\/\/parasol.tamu.edu\/pact11\/ShekarBorkar-PACT2011-keynote.pdf."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346301"},{"key":"e_1_3_2_1_7_1","volume-title":"Filtering Superfluous Prefetches Using Density Vectors. In ICCD '01: Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors. 124--133","author":"Burger Doug","unstructured":"Doug Burger, Thomas R. Puzak, Wei-Fen Lin, and Steven K. Reinhardt. 2001. Filtering Superfluous Prefetches Using Density Vectors. In ICCD '01: Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors. 124--133."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"e_1_3_2_1_9_1","volume-title":"Efficient Representations and Abstractions for Quantifying and Exploiting Data Reference Locality. In SIGPLAN Conference on Programming Language Design and Implementation (PLDI). 191--202","author":"Chilimbi Trishul M.","year":"2001","unstructured":"Trishul M. Chilimbi. 2001. Efficient Representations and Abstractions for Quantifying and Exploiting Data Reference Locality. In SIGPLAN Conference on Programming Language Design and Implementation (PLDI). 191--202."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Yuan Chou. 2007. Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications. In MICRO. 301--313.","DOI":"10.1109\/MICRO.2007.39"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 35)","author":"Collins Jamison","unstructured":"Jamison Collins, Suleyman Sair, Brad Calder, and Dean M. Tullsen. 2002. Pointer Cache Assisted Prefetching. In Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 35). 62--73."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605427"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753256"},{"key":"e_1_3_2_1_14_1","volume-title":"Patt","author":"Ebrahimi Eiman","year":"2009","unstructured":"Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt. 2009. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems. In HPCA. 7--17."},{"key":"e_1_3_2_1_15_1","volume-title":"Memory-system Design Considerations for Dynamically-scheduled Processors. In ISCA '97: Proceedings of the 24th Annual International Symposium on Computer Architecture. 133--143","author":"Farkas Keith I.","year":"1997","unstructured":"Keith I. Farkas, Paul Chow, Norman P. Jouppi, and Zvonko Vranesic. 1997. Memory-system Design Considerations for Dynamically-scheduled Processors. In ISCA '97: Proceedings of the 24th Annual International Symposium on Computer Architecture. 133--143."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771774"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00034"},{"key":"e_1_3_2_1_20_1","volume-title":"TCP: Tag Correlating Prefetchers. In HPCA. 317--326.","author":"Hu Zhigang","year":"2003","unstructured":"Zhigang Hu, Margaret Martonosi, and Stefanos Kaxiras. 2003. TCP: Tag Correlating Prefetchers. In HPCA. 317--326."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_22_1","first-page":"1","article-title":"Access Map Pattern Matching for High Performance Data Cache Prefetch","volume":"13","author":"Ishii Yasuo","year":"2011","unstructured":"Yasuo Ishii, Mary Inaba, and Kei Hiraki. 2011. Access Map Pattern Matching for High Performance Data Cache Prefetch. In Journal of Instruction-Level Parallelism, Vol. 13. 1--24.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_23_1","unstructured":"Bruce Jacob Spencer Ng and David Wang. 2010. Memory systems: cache DRAM disk. Morgan Kaufmann."},{"key":"e_1_3_2_1_24_1","volume-title":"Linearizing Irregular Memory Accesses for Improved Correlated Prefetching. In 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Jain Akanksha","year":"2013","unstructured":"Akanksha Jain and Calvin Lin. 2013. Linearizing Irregular Memory Accesses for Improved Correlated Prefetching. In 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture. 57--64","author":"Johnson Teresa L.","unstructured":"Teresa L. Johnson, Matthew C. Merten, and Wen-Mei W. Hwu. 1997. Run-time spatial locality detection and optimization. In Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture. 57--64."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_28_1","volume-title":"International Symposium on Computer Architecture (ISCA). 364--373","author":"Jouppi Norman P.","year":"1990","unstructured":"Norman P. Jouppi. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In International Symposium on Computer Architecture (ISCA). 364--373."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037701"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279404"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.42"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.6"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00019"},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA). 24--33","author":"Palacharla Subbarao","unstructured":"Subbarao Palacharla and Richard E. Kessler. 1994. Evaluating Stream Buffers as a Secondary Cache Replacement. In Proceedings of the International Symposium on Computer Architecture (ISCA). 24--33."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA). 111--121","author":"Roth Amir","unstructured":"Amir Roth and Gurindar S. Sohi. 1999. Effective jump-pointer prefetching for linked data structures. In Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA). 111--121."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1183943"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00052"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/635508.605403"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"e_1_3_2_1_44_1","volume-title":"Spatial Memory Streaming. In ISCA '06: Proceedings of the 33th Annual International Symposium on Computer Architecture. 252--263","author":"Somogyi Stephen","year":"2006","unstructured":"Stephen Somogyi, Thomas F. Wenisch, Anastassia Ailamaki, Babak Falsafi, and Andreas Moshovos. 2006. Spatial Memory Streaming. In ISCA '06: Proceedings of the 33th Annual International Symposium on Computer Architecture. 252--263."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Thomas F. Wenisch Michael Ferdman Anastasia Ailamaki Babak Falsafi and Andreas Moshovos. 2009. Practical off-chip meta-data for temporal memory streaming. In HPCA. 79--90.","DOI":"10.1109\/HPCA.2009.4798239"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.21"},{"key":"e_1_3_2_1_47_1","volume-title":"Efficient Metadata Management for Irregular Data Prefetching. In the 46th International Symposium on Computer Architecture (ISCA).","author":"Wu Hao","year":"2019","unstructured":"Hao Wu, Krishnendra Nathella, Akanksha Jain, Dam Sunwoo, and Calvin Lin. 2019. Efficient Metadata Management for Irregular Data Prefetching. In the 46th International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_48_1","volume-title":"Enabling Transparent Memory-Compression for Commodity Memory Systems. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 570--581","author":"Young Vinson","year":"2019","unstructured":"Vinson Young, Sanjay Kariyappa, and Moinuddin Qureshi. 2019. Enabling Transparent Memory-Compression for Commodity Memory Systems. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 570--581."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358300","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:29:30Z","timestamp":1753828170000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358300"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":48,"alternative-id":["10.1145\/3352460.3358300","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358300","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}