{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:20:33Z","timestamp":1767856833636,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358311","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"211-223","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Exploiting Process Similarity of 3D Flash Memory for High Performance SSDs"],"prefix":"10.1145","author":[{"given":"Youngseop","family":"Shim","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myungsuk","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myoungjun","family":"Chun","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jisung","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoona","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihong","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1666","article-title":"Error characterization, mitigation, and recovery in flash-memory-based solid-state drives","volume":"105","author":"Cai Y.","year":"2017","unstructured":"Y. Cai, S. Ghose, E. Haratsch, Y. Luo, and O. Mutlu. 2017. Error characterization, mitigation, and recovery in flash-memory-based solid-state drives. IEEE Journal of Solid-State Circuits 105, 9 (2017), 1666--1704.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the Automation and Test in Europe (DATE).","author":"Cai Y.","unstructured":"Y. Cai, E. Haratsch, O. Mutlu, and K. Mai. 2012. Error patterns in MLC NAND flash memory: measurement, characterization, and analysis. In Proceedings of the Automation and Test in Europe (DATE)."},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Cai Y.","unstructured":"Y. Cai, Y. Luo, E. Haratsch, K. Mai, and O. Mutlu. 2015. Data retention in MLC NAND flash memory: characterization, optimization, and recovery. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD).","author":"Cai Y.","unstructured":"Y. Cai, O. Mutlu, E. Haratsch, and K. Mai. 2013. Program interference in MLC NAND flash memory: characterization, modeling, and mitigation. In Proceedings of the IEEE International Conference on Computer Design (ICCD)."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM).","author":"Chen C.","unstructured":"C. Chen, H. Lue, C. Hsieh, K. Chang, K. Hsieh, and C. Lu. 2010. Study of fast initial charge loss and it's impact on the programmed states Vt distribution of charge-trapping NAND flash. In Proceedings of the IEEE International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the Design Automation Conference (DAC).","author":"Chen S.","unstructured":"S. Chen, Y. Chen, H. Wei, and W. Shih. 2017. Boosting the performance of 3D charge trap NAND flash with asymmetric feature process size characteristic. In Proceedings of the Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM).","author":"Choi E.","unstructured":"E. Choi and S. Park. 2012. Device considerations for high density and highly reliable 3D NAND flash cell in near future. In Proceedings of the IEEE International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the ACM Symposium on Cloud Computing (SoCC).","author":"Cooper B.","unstructured":"B. Cooper, A. Silberstein, E. Tam, R. Ramakrishnan, and R. Sears. 2010. Benchmarking cloud serving systems with YCSB. In Proceedings of the ACM Symposium on Cloud Computing (SoCC)."},{"key":"e_1_3_2_1_9_1","unstructured":"Facebook. 2013. RocksDB. http:\/\/rocksdb.org\/."},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM).","author":"Fukuda K.","unstructured":"K. Fukuda, Y. Shimizu, K. Amemiya, M. Kamoshida, and C. Hu. 2007. Random telegraph noise in flash memories-model and technology scaling. In Proceedings of the IEEE International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM).","author":"Fukuzumi Y.","unstructured":"Y. Fukuzumi, Y. Matsuoka, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y.and Iwata, H. Aochi, and A. Nitayama. 2007. Optimal integration and characteristics of vertical array devices for ultra-high density, bit-cost scalable flash memory. In Proceedings of the IEEE International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST).","author":"Hao M.","unstructured":"M. Hao, G. Soundararajan, D. Kenchammana-Hosekote, A. Chien, and H. Gunawi. 2014. The Tail at Store: a revelation from millions of hours of disk and SSD deployments. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413841"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM).","author":"Ishiduki M.","unstructured":"M. Ishiduki, Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, H. Tanaka, Y. Komori, Y. Nagata, T. Fujiwara, T. Maeda, Y. Mikajiri, S. Oota, M. Honda, Y. Iwata, R. Kirisawa, H. Aochi, and A. Nitayama. 2009. Optimal device structure for pipe-shaped BiCS flash memory for ultra high density storage device with excellent performance and reliability. In Proceedings of the IEEE International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the IEEE Symposium on VLSI Technology (VLSI).","author":"Jang J.","unstructured":"J. Jang, H. Kim, W. Cho, H. Cho, J. Kim, S. Shim, Y. Jang, J. Jeong, B. Son, D. Kim, K. Kim, J. Shim, J. Lim, K. Kim, S. Yi, J. Lim, D. Chung, H. Moon, S. Hwang, J. Lee, Y. Son, Y. Chung, and Y. Lee. 2009. Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory. In Proceedings of the IEEE Symposium on VLSI Technology (VLSI)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2615038"},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM).","author":"Jung S.","unstructured":"S. Jung, J. Jang, W. Cho, H. Cho, J. Jeong, Y. Chang, J. Kim, Y. Rah, Y. Son, J. Park, M. Song, K. Kim, J. Lim, and K. Kim. 2006. Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30nm node. In Proceedings of the IEEE International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the Symposium on VLSI Technology (VLSI).","author":"Katsumata R.","unstructured":"R. Katsumata, M. Kito, Y. Fukuzumi, M. Kido, H. Tanaka, Y. Komori, M. Ishiduki, J. Matsunami, T. Fujiwara, Y. Nagata, L. Zhang, Y. Iwata, R. Kirisawa, H. Aochi, and A. Nitayama. 2009. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In Proceedings of the Symposium on VLSI Technology (VLSI)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2731813"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI).","author":"Kim M.","unstructured":"M. Kim, Y. Song, M. Jung, and J. Kim. 2018. SARO: a state-aware reliability optimization technique for high density NAND flash memory. In Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI)."},{"key":"e_1_3_2_1_21_1","unstructured":"Mark Lapedus. 2018. 3D NAND flash wars begin. https:\/\/semiengineering.com\/3d-nand-flash-wars-begin\/."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.820645"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping.","author":"Lee S.","unstructured":"S. Lee, J. Park, and J. Kim. 2012. FlashBench: a workbench for a rapid development of flash-based storage devices. In Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST).","author":"Liu R.","unstructured":"R. Liu, C. Yang, and W. Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the ACM Measurement and Analysis of Computing Systems (POMACS).","author":"Luo Y.","unstructured":"Y. Luo, S. Ghose, Y. Cai, E. Haratsch, and O. Mutlu. 2018. Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation. In Proceedings of the ACM Measurement and Analysis of Computing Systems (POMACS)."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC).","author":"Maejima H.","unstructured":"H. Maejima, K. Kanda, S. Fujimura, T. Takagiwa, S. Ozawa, J. Sato, Y. Shindo, M. Sato, N. Kanagawa, J. Musha, S. Inoue, K. Sakurai, N. Morozumi, R. Fukuda, Y. Shimizu, T. Hashimoto, X. Li, Y. Shimizu, K. Abe, T. Yasufuku, T. Minamoto, H. Yoshihara, T. Yamashita, K. Satou, T. Sugimoto, F. Kono, M. Abe, T. Hashiguchi, M. Kojima, Y. Suematsu, T. Shimizu, A. Imamoto, N. Kobayashi, M. Miakashi, K. Yamaguchi, S. Bushnaq, H. Haibi, M. Ogawa, Y. Ochi, K. Kubota, T. Wakui, D. He, W. Wang, H. Minagawa, T. Nishiuchi, H. Nguyen, K. Kim, K. Cheah, Y. Koh, F. Lu, V. Ramachandra, S. Rajendra, S. Choi, K. Payak, N. Raghunathan, S. Georgakis, H. Sugawara, S. Lee, T. Futatsuyama, K. Hosono, N. Shibata, T. Hisada, T. Kaneko, and H. Nakamura. 2018. A 512Gb 3b\/Cell 3D flash memory on a 96-word-line-layer technology. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"R. Micheloni. 2016. 3D Flash Memories. Springer Netherlands.","DOI":"10.1007\/978-94-017-7512-0"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the IEEE International Reliability Physics Symposium (IRPS).","author":"Mielke N.","unstructured":"N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. Nevill. 2008. Bit error rate in NAND flash memories. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS)."},{"key":"e_1_3_2_1_29_1","unstructured":"MongoDB. 2009. MongoDB. https:\/\/www.mongodb.com\/."},{"key":"e_1_3_2_1_30_1","unstructured":"ONFI Workgroup. 2017. Open NAND flash interface specification 4.1. http:\/\/www.onfi.org\/~\/media\/onfi\/specs\/onfi_4_1_gold.pdf?la=en."},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST).","author":"Pan Y.","unstructured":"Y. Pan, G. Dong, and T. Zhang. 2011. Exploiting memory device wear-out dynamics to improve NAND flash memory system performance. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the Non-Volatile Memory Technology Symposium (NVMTS).","author":"Park K.","unstructured":"K. Park, D. Byeon, and D. Kim. 2014. A world's first product of three-dimensional vertical NAND flash memory and beyond. In Proceedings of the Non-Volatile Memory Technology Symposium (NVMTS)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.46.2188"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the IEEE Symposium on Reliability Physics (IRPS).","author":"Park Y.","unstructured":"Y. Park, J. Lee, S. Cho, G. Jin, and E. Jung. 2014. Scaling and reliability of NAND flash devices. In Proceedings of the IEEE Symposium on Reliability Physics (IRPS)."},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the Automation and Test in Europe (DATE).","author":"Shi X.","unstructured":"X. Shi, S. Wu, F. Wang, C. Xie, and Z. Lu. 2018. Program error rate-based wear leveling for NAND flash memory. In Proceedings of the Automation and Test in Europe (DATE)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of the IEEE Symposium on VLSI Technology (VLSI).","author":"Tanaka H.","unstructured":"H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H Aochi, and A. Nitayama. 2007. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In Proceedings of the IEEE Symposium on VLSI Technology (VLSI)."},{"key":"e_1_3_2_1_38_1","first-page":"6","article-title":"Filebench: a flexible framework for file system benchmarking. ;login","volume":"41","author":"Vasily T.","year":"2016","unstructured":"T. Vasily, Z. Erez, and S. Spencer. 2016. Filebench: a flexible framework for file system benchmarking. ;login: The USENIX Magazine 41, 1 (2016), 6--12.","journal-title":"The USENIX Magazine"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126520"},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Luo Y.","unstructured":"Y. Luo, S. Ghose, Y. Cai, E. Haratsch, and O. Mutlu. 2018. HeatWatch: improving 3D NAND flash memory device reliability by exploiting self-recovery and temperature awareness. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the International Solid-State Circuits Conference (ISSCC).","author":"Yamashita R.","unstructured":"R. Yamashita, S. Magia, T. Higuchi, K. Yoneya, T. Yamamura, H. Mizukoshi, S. Zaitsu, M. Yamashita, S. Toyama, N. Kamae, J. Lee, S. Chen, J. Tao, W. Mak, X. Zhang, Y. Yu, U. Utsunomiya, Y. Kato, M. Sakai, M. Matsumoto, H. Chibvongodze, N. Ookuma, H. Yabe, S. Taigor, R. Samineni, T. Kodama, Y. Kamata, Y. Namai, J. Huynh, S. Wang, Y. He, T. Pham, V. Saraf, A. Petkar, M. Watanabe, K. Hayashi, P. Swarnkar, H. Miwa, A. Pradhan, S. Dey, D. Dwibedy, T. Xavier, M. Balaga, S. Agarwal, S. Kulkarni, Z. Papasaheb, S. Deora, P. Hong, M. Wei, G. Balakrishnan, T. Ariki, K. Verma, C. Siau, Y. Dong, C. Lu, T. Miwa, and F. Moogat. 2017. A 512Gb 3b\/cell flash memory on 64-word-line-layer BiCS technology. In Proceedings of the International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST).","author":"Yan S.","unstructured":"S. Yan, H. Li, M. Hao, M. Tong, S. Sundararaman, A. Chien, and H. Gunawi. 2017. Tiny-Tail Flash: near-perfect elimination of garbage collection tail latencies in NAND SSDs. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_2_1_43_1","volume-title":"High-efficiency SSD for reliable data storage systems. Flash Memory Summit (FMS)","author":"Yang J.","year":"2011","unstructured":"J. Yang. 2011. High-efficiency SSD for reliable data storage systems. Flash Memory Summit (FMS) (2011)."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358311","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:23:57Z","timestamp":1753827837000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358311"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":43,"alternative-id":["10.1145\/3352460.3358311","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358311","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}