{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:00Z","timestamp":1772725620989,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358314","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"73-86","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":81,"title":["CleanupSpec"],"prefix":"10.1145","author":[{"given":"Gururaj","family":"Saileshwar","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Moinuddin K.","family":"Qureshi","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"e_1_3_2_1_2_1","volume-title":"Spectre example code on ErikAugust Github Repository. https: \/\/gist.github.com\/ErikAugust\/724d4a969fb2c6ae1bbd7b2a9e3d4bb6. (Accessed","author":"August Erik","year":"2019","unstructured":"Erik August. 2018. Spectre example code on ErikAugust Github Repository. https: \/\/gist.github.com\/ErikAugust\/724d4a969fb2c6ae1bbd7b2a9e3d4bb6. (Accessed: March 19, 2019)."},{"key":"e_1_3_2_1_3_1","volume-title":"Isolating Speculative Data to Prevent Transient Execution Attacks","author":"Barber Kristin","year":"2019","unstructured":"Kristin Barber, Li Zhou, Anys Bacha, Yinqian Zhang, and Radu Teodorescu. 2019. Isolating Speculative Data to Prevent Transient Execution Attacks. IEEE Computer Architecture Letters (2019)."},{"key":"e_1_3_2_1_4_1","unstructured":"Christian Bienia. 2011. Benchmarking Modern Multiprocessors. In Ph.D. Thesis Princeton University."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Thomas Bourgeat Ilia Lebedev Andrew Wright Sizhuo Zhang Srinivas Devadas et al. 2018. MI6: Secure Enclaves in a Speculative Out-of-Order Processor. arXiv preprint arXiv:1812.09822 (2018).","DOI":"10.1145\/3352460.3358310"},{"key":"e_1_3_2_1_7_1","volume-title":"Michael Schwarz, Moritz Lipp, Benjamin von","author":"Canella Claudio","year":"2018","unstructured":"Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. 2018. A Systematic Evaluation of Transient Execution Attacks and Defenses. arXiv preprint arXiv:1811.05441 (2018)."},{"key":"e_1_3_2_1_8_1","volume-title":"Storage and Analysis (SC), 2011 International Conference for. 1--12","author":"Carlson T.E.","unstructured":"T.E. Carlson, W. Heirman, and L. Eeckhout. 2011. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In High Performance Computing, Networking, Storage and Analysis (SC), 2011 International Conference for. 1--12."},{"key":"e_1_3_2_1_9_1","volume-title":"Virtual-address caches. Part 1: problems and solutions in uniprocessors","author":"Cekleov Michel","year":"1997","unstructured":"Michel Cekleov and Michel Dubois. 1997. Virtual-address caches. Part 1: problems and solutions in uniprocessors. IEEE Micro 17, 5 (1997)."},{"key":"e_1_3_2_1_10_1","volume-title":"SgxPectre Attacks: Stealing Intel Secrets from SGX Enclaves via Speculative Execution.(2018). arXiv preprint arXiv:1802.09085","author":"Chen Guoxing","year":"2018","unstructured":"Guoxing Chen, Sanchuan Chen, Yuan Xiao, Yinqian Zhang, Zhiqiang Lin, and Ten H Lai. 2018. SgxPectre Attacks: Stealing Intel Secrets from SGX Enclaves via Speculative Execution.(2018). arXiv preprint arXiv:1802.09085 (2018)."},{"key":"e_1_3_2_1_11_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. https:\/\/software.intel.com\/sites\/default\/files\/managed\/39\/c5\/325462-sdm-vol-1-2abcd-3abcd.pdf. (Accessed","author":"Intel Corporation","year":"2018","unstructured":"Intel Corporation. 2018. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. https:\/\/software.intel.com\/sites\/default\/files\/managed\/39\/c5\/325462-sdm-vol-1-2abcd-3abcd.pdf. (Accessed: December 1, 2018)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214294"},{"key":"e_1_3_2_1_13_1","first-page":"167","article-title":"Analysis of Secure Caches and Timing-Based Side-Channel Attacks","volume":"2019","author":"Deng Shuwen","year":"2019","unstructured":"Shuwen Deng, Wenjie Xiong, and Jakub Szefer. 2019. Analysis of Secure Caches and Timing-Based Side-Channel Attacks. IACR Cryptology ePrint Archive 2019 (2019), 167.","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"e_1_3_2_1_15_1","unstructured":"Xiaowan Dong Zhuojia Shen John Criswell Alan L Cox and Sandhya Dwarkadas. 2018. Shielding software from privileged side-channel attacks. In ({USENIX} Security)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978356"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.11"},{"key":"e_1_3_2_1_20_1","volume-title":"SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News 34","author":"Henning John L.","year":"2006","unstructured":"John L. Henning. 2006. SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News 34, 4 (Sept. 2006), 1--17."},{"key":"e_1_3_2_1_21_1","volume-title":"Variant 4: Speculative Store Bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528. (Accessed","author":"Horn Jann","year":"2018","unstructured":"Jann Horn. 2018. Speculative Execution, Variant 4: Speculative Store Bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528. (Accessed: December 1, 2018)."},{"key":"e_1_3_2_1_22_1","volume-title":"Intel Analysis of Speculative Execution Side Channels. https:\/\/newsroom.intel.com\/wp-content\/uploads\/sites\/11\/2018\/01\/Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf. (Accessed","year":"2018","unstructured":"Intel. 2018. Intel Analysis of Speculative Execution Side Channels. https:\/\/newsroom.intel.com\/wp-content\/uploads\/sites\/11\/2018\/01\/Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf. (Accessed: December 1, 2018)."},{"key":"e_1_3_2_1_23_1","volume-title":"Speculative Execution Side Channel Mitigations. https:\/\/software.intel.com\/security-software-guidance\/api-app\/sites\/default\/files\/336996-Speculative-Execution-Side-Channel-Mitigations.pdf. (Accessed","year":"2018","unstructured":"Intel. 2018. Speculative Execution Side Channel Mitigations. https:\/\/software.intel.com\/security-software-guidance\/api-app\/sites\/default\/files\/336996-Speculative-Execution-Side-Channel-Mitigations.pdf. (Accessed: December 1, 2018)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062313"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_2_1_27_1","volume-title":"Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:1807.03757","author":"Kiriansky Vladimir","year":"2018","unstructured":"Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:1807.03757 (2018)."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_29_1","volume-title":"12th {USENIX} Workshop on Offensive Technologies ({WOOT} 18).","author":"Koruyeh Esmaeil Mohammadian","unstructured":"Esmaeil Mohammadian Koruyeh, Khaled N Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. 2018. Spectre returns! speculation attacks using the return stack buffer. In 12th {USENIX} Workshop on Offensive Technologies ({WOOT} 18)."},{"key":"e_1_3_2_1_30_1","unstructured":"Ruby Lee. 2018. Security Aware Microarchitecture Design. Keynote at the 51st 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) Fukuoka Japan."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"e_1_3_2_1_32_1","volume-title":"Meltdown: Reading kernel memory from user space. In 27th {USENIX} Security Symposium ({USENIX} Security 18). 973--990.","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, et al. 2018. Meltdown: Reading kernel memory from user space. In 27th {USENIX} Security Symposium ({USENIX} Security 18). 973--990."},{"key":"e_1_3_2_1_33_1","volume-title":"Spectre is here to stay: An analysis of side-channels and speculative execution. arXiv preprint arXiv:1902.05178","author":"Mcilroy Ross","year":"2019","unstructured":"Ross Mcilroy, Jaroslav Sevcik, Tobias Tebbi, Ben L Titzer, and Toon Verwaest. 2019. Spectre is here to stay: An analysis of side-channels and speculative execution. arXiv preprint arXiv:1902.05178 (2019)."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_35_1","unstructured":"Gabriele Paoloni. 2010. How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/ia-32-ia-64-benchmark-code-execution-paper.pdf."},{"key":"e_1_3_2_1_36_1","volume-title":"USENIX Security Symposium. 565--581","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks.. In USENIX Security Symposium. 565--581."},{"key":"e_1_3_2_1_37_1","volume-title":"Bisected: The Unfortunate Reason Linux 4.20 Is Running Slower. https:\/\/www.phoronix.com\/scan.php?page=article&item=linux-420-bisect&num=1.","year":"2018","unstructured":"Phoronix. 2018. Bisected: The Unfortunate Reason Linux 4.20 Is Running Slower. https:\/\/www.phoronix.com\/scan.php?page=article&item=linux-420-bisect&num=1. (Accessed: December 1, 2018)."},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Qureshi Moinuddin K.","year":"2018","unstructured":"Moinuddin K. Qureshi. 2018. CEASER: Mitigating Conflict-Based Cache Attacks via Dynamically Encrypted Address. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"e_1_3_2_1_41_1","unstructured":"Michael Schwarz Robert Schilling Florian Kargl Moritz Lipp Claudio Canella and Daniel Gruss. 2019. ConTExT: Leakage-Free Transient Execution. arXiv:arXiv:1905.09100"},{"key":"e_1_3_2_1_42_1","volume-title":"Net-spectre: Read arbitrary memory over network. arXiv preprint arXiv:1807.10535","author":"Schwarz Michael","year":"2018","unstructured":"Michael Schwarz, Martin Schwarzl, Moritz Lipp, and Daniel Gruss. 2018. Net-spectre: Read arbitrary memory over network. arXiv preprint arXiv:1807.10535 (2018)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304060"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00081"},{"key":"e_1_3_2_1_45_1","volume-title":"Retpoline: a software construct for preventing branch-target-injection. https:\/\/support.google.com\/faqs\/answer\/7625886. (Accessed","author":"Turner Paul","year":"2018","unstructured":"Paul Turner. 2018. Retpoline: a software construct for preventing branch-target-injection. https:\/\/support.google.com\/faqs\/answer\/7625886. (Accessed: December 1, 2018)."},{"key":"e_1_3_2_1_46_1","volume-title":"27th USENIX Security Symposium USENIX Security 18)","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F Wenisch, Yuval Yarom, and Raoul Strackx. 2018. FORESHADOW: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In 27th USENIX Security Symposium USENIX Security 18). USENIX Association."},{"key":"e_1_3_2_1_47_1","volume-title":"ExSpectre: Hiding Malware in Speculative Execution. In 26th Annual Network and Distributed System Security Symposium (NDSS","author":"Wampler Jack","year":"2019","unstructured":"Jack Wampler, Ian Martiny, and Eric Wustrow. 2019. ExSpectre: Hiding Malware in Speculative Execution. In 26th Annual Network and Distributed System Security Symposium (NDSS 2019)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898086"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.24"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"e_1_3_2_1_53_1","volume-title":"Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F Wenisch, and Yuval Yarom.","author":"Weisse Ofir","year":"2018","unstructured":"Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F Wenisch, and Yuval Yarom. 2018. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution. Technical Report. Technical report."},{"key":"e_1_3_2_1_54_1","volume-title":"SCATTERCACHE: Thwarting Cache Attacks via Cache Set Randomization. In 28th {USENIX} Security Symposium ({USENIX} Security 19). 675--692.","author":"Werner Mario","year":"2019","unstructured":"Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. SCATTERCACHE: Thwarting Cache Attacks via Cache Set Randomization. In 28th {USENIX} Security Symposium ({USENIX} Security 19). 675--692."},{"key":"e_1_3_2_1_55_1","volume-title":"Jaswinder Pal Singh, and Anoop Gupta","author":"Woo Steven Cameron","year":"1995","unstructured":"Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. In ACM SIGARCH computer architecture news, Vol. 23. ACM, 24--36."},{"key":"e_1_3_2_1_56_1","volume-title":"USENIX Security symposium. 159--173","author":"Wu Zhenyu","year":"2012","unstructured":"Zhenyu Wu, Zhang Xu, and Haining Wang. 2012. Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud.. In USENIX Security symposium. 159--173."},{"key":"e_1_3_2_1_57_1","volume-title":"https:\/\/github.com\/mjyan0720\/InvisiSpec-1.0\/tree\/39cfb858d4b2e404282b54094f0220b8098053f6. (Accessed","author":"Yan Mengjia","year":"2018","unstructured":"Mengjia Yan. 2018. Invisispec 1.0. https:\/\/github.com\/mjyan0720\/InvisiSpec-1.0\/tree\/39cfb858d4b2e404282b54094f0220b8098053f6. (Accessed: December 1, 2018)."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783742"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"e_1_3_2_1_63_1","volume-title":"USENIX Security Symposium","volume":"1","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+ RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack.. In USENIX Security Symposium, Vol. 1. 22--25."},{"key":"e_1_3_2_1_64_1","volume-title":"Spectre v2 patch needs curbs. https:\/\/www.zdnet.com\/article\/linus-torvalds-after-big-linux-performance-hit-spectre-v2-patch-needs-curbs\/.","year":"2018","unstructured":"Zdnet.com. 2018. After big Linux performance hit, Spectre v2 patch needs curbs. https:\/\/www.zdnet.com\/article\/linus-torvalds-after-big-linux-performance-hit-spectre-v2-patch-needs-curbs\/. (Accessed: December 1, 2018)."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358314","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:23:38Z","timestamp":1753827818000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358314"}},"subtitle":["An \"Undo\" Approach to Safe Speculation"],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":64,"alternative-id":["10.1145\/3352460.3358314","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358314","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}