{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T18:08:19Z","timestamp":1785953299953,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Google Faculty Research Award"},{"name":"NSF\/Intel Partnership on Foundational Microarchitecture Research"},{"name":"NSF Grant","award":["CCF-1823546"],"award-info":[{"award-number":["CCF-1823546"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358319","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"413-425","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":125,"title":["Applying Deep Learning to the Cache Replacement Problem"],"prefix":"10.1145","author":[{"given":"Zhan","family":"Shi","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiangru","family":"Huang","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akanksha","family":"Jain","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Calvin","family":"Lin","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The 2nd Cache Replacement Championship","unstructured":"2017. The 2nd Cache Replacement Championship. http:\/\/crc2.ece.tamu.edu\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061271"},{"key":"e_1_3_2_1_3_1","volume-title":"The GAP benchmark suite. arXiv preprint arXiv:1508.03619","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer, Krste Asanovi\u0107, and David Patterson. 2015. The GAP benchmark suite. arXiv preprint arXiv:1508.03619 (2015)."},{"key":"e_1_3_2_1_4_1","volume-title":"A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal","author":"Belady Laszlo A.","year":"1966","unstructured":"Laszlo A. Belady. 1966. A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal (1966), 78--101."},{"key":"e_1_3_2_1_5_1","volume-title":"Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach. In 41st International Symposium on Microarchitecture (MICRO). 318--329","author":"Bitirgen Ramazan","unstructured":"Ramazan Bitirgen, Engin Ipek, and Jose F. Martinez. 2008. Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach. In 41st International Symposium on Microarchitecture (MICRO). 318--329."},{"key":"e_1_3_2_1_6_1","volume-title":"Deep learning of aftershock patterns following large earthquakes. Nature 560, 7720","author":"DeVries Phoebe MR","year":"2018","unstructured":"Phoebe MR DeVries, Fernanda Vi\u00e9gas, Martin Wattenberg, and Brendan J Meade. 2018. Deep learning of aftershock patterns following large earthquakes. Nature 560, 7720 (2018), 632."},{"key":"e_1_3_2_1_7_1","volume-title":"Improving Cache Management Policies Using Dynamic Reuse Distances. In 45th International Symposium on Microarchitecture (MICRO). 389--400","author":"Duong Nam","unstructured":"Nam Duong, Dali Zhao, Taesu Kim, Rosario Cammarota, Mateo Valero, and Alexander V. Veidenbaum. 2012. Improving Cache Management Policies Using Dynamic Reuse Distances. In 45th International Symposium on Microarchitecture (MICRO). 389--400."},{"key":"e_1_3_2_1_8_1","volume-title":"Leeway: Addressing Variability in Dead-Block Prediction for Last-Level Caches. In 26th International Conference on Parallel Architectures and Compilation Techniques (PACT). 180--193","author":"Faldu Priyank","year":"2017","unstructured":"Priyank Faldu and Boris Grot. 2017. Leeway: Addressing Variability in Dead-Block Prediction for Last-Level Caches. In 26th International Conference on Parallel Architectures and Compilation Techniques (PACT). 180--193."},{"key":"e_1_3_2_1_9_1","volume-title":"JWAC 2010-1st JILP Workshop on Computer Architecture Competitions: Cache Replacement Championship.","author":"Gao Hongliang","year":"2010","unstructured":"Hongliang Gao and Chris Wilkerson. 2010. A dueling segmented LRU replacement algorithm with adaptive bypassing. In JWAC 2010-1st JILP Workshop on Computer Architecture Competitions: Cache Replacement Championship."},{"key":"e_1_3_2_1_10_1","volume-title":"Deep learning in drug discovery. Molecular informatics 35, 1","author":"Gawehn Erik","year":"2016","unstructured":"Erik Gawehn, Jan A Hiss, and Gisbert Schneider. 2016. Deep learning in drug discovery. Molecular informatics 35, 1 (2016), 3--14."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.24764"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339660"},{"key":"e_1_3_2_1_13_1","volume-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv preprint arXiv:1510.00149","author":"Han Song","year":"2015","unstructured":"Song Han, Huizi Mao, and William J Dally. 2015. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv preprint arXiv:1510.00149 (2015)."},{"key":"e_1_3_2_1_14_1","volume-title":"Learning Memory Access Patterns. In 35th International Conference on Machine Learning (ICML). 1924--1933","author":"Hashemi Milad","year":"2018","unstructured":"Milad Hashemi, Kevin Swersky, Jamie Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, and Parthasarathy Ranganathan. 2018. Learning Memory Access Patterns. In 35th International Conference on Machine Learning (ICML). 1924--1933."},{"key":"e_1_3_2_1_15_1","volume-title":"SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News","author":"Henning John L.","year":"2006","unstructured":"John L. Henning. 2006. SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News (2006), 1--17."},{"key":"e_1_3_2_1_16_1","volume-title":"Long short-term memory. Neural computation 9, 8","author":"Hochreiter Sepp","year":"1997","unstructured":"Sepp Hochreiter and J\u00fcrgen Schmidhuber. 1997. Long short-term memory. Neural computation 9, 8 (1997), 1735--1780."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545239"},{"key":"e_1_3_2_1_18_1","volume-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and&lt","author":"Iandola Forrest N","year":"2016","unstructured":"Forrest N Iandola, Song Han, Matthew W Moskewicz, Khalid Ashraf, William J Dally, and Kurt Keutzer. 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and< 0.5 MB model size. arXiv preprint arXiv:1602.07360 (2016)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00020"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_23_1","volume-title":"Fast Path-Based Neural Branch Prediction. In 36th International Symposium on Microarchitecture (MICRO).","author":"Jim\u00e9nez Daniel A.","year":"2003","unstructured":"Daniel A. Jim\u00e9nez. 2003. Fast Path-Based Neural Branch Prediction. In 36th International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_24_1","volume-title":"Piecewise Linear Branch Prediction. In 32nd International Symposium on Computer Architecture (ISCA).","author":"Jim\u00e9nez Daniel A.","year":"2005","unstructured":"Daniel A. Jim\u00e9nez. 2005. Piecewise Linear Branch Prediction. In 32nd International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_25_1","volume-title":"Insertion and Promotion for Tree-Based PseudoLRU Last-Level Caches. In 46th International Symposium on Microarchitecture (MICRO). 284--296","author":"Jim\u00e9nez Daniel A.","year":"2013","unstructured":"Daniel A. Jim\u00e9nez. 2013. Insertion and Promotion for Tree-Based PseudoLRU Last-Level Caches. In 46th International Symposium on Microarchitecture (MICRO). 284--296."},{"key":"e_1_3_2_1_26_1","volume-title":"Dynamic Branch Prediction with Perceptrons. In 7th International Symposium on High Performance Computer Architecture (HPCA). 197--206","author":"Daniel","unstructured":"Daniel A. Jim\u00e9nez and Calvin Lin. 2001. Dynamic Branch Prediction with Perceptrons. In 7th International Symposium on High Performance Computer Architecture (HPCA). 197--206."},{"key":"e_1_3_2_1_27_1","volume-title":"Multiperspective Reuse Prediction. In 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 436--448","author":"Daniel","unstructured":"Daniel A. Jim\u00e9nez and Elvira Teran. 2017. Multiperspective Reuse Prediction. In 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 436--448."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.268884"},{"key":"e_1_3_2_1_29_1","volume-title":"Sampling Dead Block Prediction For Last-Level Caches. In 43rd International Symposium on Microarchitecture (MICRO). 175--186","author":"Khan Samira","year":"2010","unstructured":"Samira Khan, Yingying Tian, and Daniel A Jimenez. 2010. Sampling Dead Block Prediction For Last-Level Caches. In 43rd International Symposium on Microarchitecture (MICRO). 175--186."},{"key":"e_1_3_2_1_30_1","volume-title":"Counter-Based Cache Replacement Algorithms. In International Conference on Computer Design (ICCD). 61--68","author":"Kharbutli Mazen","year":"2005","unstructured":"Mazen Kharbutli and Yan Solihin. 2005. Counter-Based Cache Replacement Algorithms. In International Conference on Computer Design (ICCD). 61--68."},{"key":"e_1_3_2_1_31_1","volume-title":"LRFU: A spectrum of policies that subsumes the Least Recently Used and Least Frequently Used policies","author":"Kim Chong Sang","year":"2001","unstructured":"Chong Sang Kim. 2001. LRFU: A spectrum of policies that subsumes the Least Recently Used and Least Frequently Used policies. IEEE Trans. Comput. (2001), 1352--1361."},{"key":"e_1_3_2_1_32_1","volume-title":"Deep learning. nature 521, 7553","author":"LeCun Yann","year":"2015","unstructured":"Yann LeCun, Yoshua Bengio, and Geoffrey Hinton. 2015. Deep learning. nature 521, 7553 (2015), 436."},{"key":"e_1_3_2_1_33_1","volume-title":"Yookun Cho, and Chong Sang Kim.","author":"Lee Donghee","year":"1999","unstructured":"Donghee Lee, Jongmoo Choi, Jong-Hun Kim, Sam H Noh, Sang Lyul Min, Yookun Cho, and Chong Sang Kim. 1999. On the existence of a spectrum of policies that subsumes the least recently used (LRU) and least frequently used (LFU) policies. In ACM SIGMETRICS Performance Evaluation Review, Vol. 27. ACM, 134--143."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_35_1","unstructured":"Jiasen Lu Jianwei Yang Dhruv Batra and Devi Parikh. 2016. Hierarchical question-image co-attention for visual question answering. In Advances In Neural Information Processing Systems. 289--297."},{"key":"e_1_3_2_1_36_1","volume-title":"Effective approaches to attention-based neural machine translation. arXiv preprint arXiv:1508.04025","author":"Luong Minh-Thang","year":"2015","unstructured":"Minh-Thang Luong, Hieu Pham, and Christopher D Manning. 2015. Effective approaches to attention-based neural machine translation. arXiv preprint arXiv:1508.04025 (2015)."},{"key":"e_1_3_2_1_37_1","volume-title":"Deep learning for healthcare: review, opportunities and challenges. Briefings in bioinformatics 19, 6","author":"Miotto Riccardo","year":"2017","unstructured":"Riccardo Miotto, Fei Wang, Shuang Wang, Xiaoqian Jiang, and Joel T Dudley. 2017. Deep learning for healthcare: review, opportunities and challenges. Briefings in bioinformatics 19, 6 (2017), 1236--1246."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Elizabeth J O'Neil Patrick E O'Neil and Gerhard Weikum. 1993. The LRU-K page replacement algorithm for database disk buffering. In ACM SIGMOD Record. ACM 297--306.","DOI":"10.1145\/170035.170081"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/98457.98523"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","unstructured":"F. Rosenblatt. 1962. Principles of Neurodynamics: Perceptrons and the Theory of Brain Mechanisms. Spartan.","DOI":"10.21236\/AD0256582"},{"key":"e_1_3_2_1_44_1","volume-title":"The Evicted-Address Filter: A unified mechanism to address both cache pollution and thrashing. In the 21st Int'l Conference on Parallel Architectures and Compilation Techniques. 355--366","author":"Seshadri Vivek","unstructured":"Vivek Seshadri, Onur Mutlu, Michael A Kozuch, and Todd C Mowry. 2012. The Evicted-Address Filter: A unified mechanism to address both cache pollution and thrashing. In the 21st Int'l Conference on Parallel Architectures and Compilation Techniques. 355--366."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.13"},{"key":"e_1_3_2_1_46_1","volume-title":"A case for (partially)-tagged geometric history length predictors. Journal of InstructionLevel Parallelism","author":"Seznec Andr\u00e9","year":"2006","unstructured":"Andr\u00e9 Seznec. 2006. A case for (partially)-tagged geometric history length predictors. Journal of InstructionLevel Parallelism (2006)."},{"key":"e_1_3_2_1_47_1","first-page":"1","article-title":"A 256 kbits l-tage branch predictor","volume":"9","author":"Seznec Andr\u00e9","year":"2007","unstructured":"Andr\u00e9 Seznec. 2007. A 256 kbits l-tage branch predictor. Journal of Instruction-Level Parallelism (JILP) Special Issue: The Second Championship Branch Prediction Competition (CBP-2) 9 (2007), 1--6.","journal-title":"Journal of Instruction-Level Parallelism (JILP) Special Issue: The Second Championship Branch Prediction Competition (CBP-2)"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Yannis Smaragdakis Scott Kaplan and Paul Wilson. 1999. EELRU: simple and effective adaptive page replacement. In ACM SIGMETRICS Performance Evaluation Review. 122--133.","DOI":"10.1145\/301453.301486"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006213"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195641"},{"key":"e_1_3_2_1_53_1","unstructured":"Ashish Vaswani Noam Shazeer Niki Parmar Jakob Uszkoreit Llion Jones Aidan N Gomez \u0141ukasz Kaiser and Illia Polosukhin. 2017. Attention is all you need. In Advances in Neural Information Processing Systems. 5998--6008."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Wayne A Wong and Jean-Loup Baer. 2000. Modified LRU policies for improving second-level cache behavior. In High-Performance Computer Architecture (HPCA). 49--60.","DOI":"10.1109\/HPCA.2000.824338"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_56_1","unstructured":"Vinson Young Aamer Jaleel and Moin Qureshi. 2017. SHiP++: Enhancing signature-based hit predictor for improved cache performance. In Cache Replacement Championship (CRC\u00e2\u0102Ź17) held in Conjunction with the International Symposium on Computer Architecture (ISCA)."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358319","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:24:38Z","timestamp":1753827878000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358319"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":56,"alternative-id":["10.1145\/3352460.3358319","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358319","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}