{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T03:20:40Z","timestamp":1776482440929,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1900675"],"award-info":[{"award-number":["CCF-1900675"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358328","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T11:16:45Z","timestamp":1570792605000},"page":"114-125","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":77,"title":["CASCADE"],"prefix":"10.1145","author":[{"given":"Teyuh","family":"Chou","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor"}]},{"given":"Wei","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor"}]},{"given":"Jacob","family":"Botimer","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor"}]},{"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"S. Ambrogio P. Narayanan H. Tsai R. M. Shelby I. Boybat C. Nolfo S. Sidler M. Giordano M. Bodini N. C. P. Farinha B. Killeen C. Cheng Y. Jaoudi and G. W. Burr. 2018. Equivalent-accuracy accelerated neural-network training using analogue memory. Nature 558 7708 60--67.","DOI":"10.1038\/s41586-018-0180-5"},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). 488--490","author":"Biswas A.","unstructured":"A. Biswas and A. P. Chandrakasan. 2018. Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications. In IEEE International Solid-State Circuits Conference (ISSCC). 488--490."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"e_1_3_2_1_5_1","volume-title":"IEEE International Electron Devices Meeting (IEDM).","author":"Burr G. W.","unstructured":"G. W. Burr, R. M. Shelby, C. di Nolfo, J. W. Jang, R. S. Shenoy, P. Narayanan, K. Virwani, E. U. Giacometti, B. Kurdi, and H. Hwang. 2014. Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element. In IEEE International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_6_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 854--859","author":"Chen P.-Y.","unstructured":"P.-Y. Chen, D. Kadetotad, Z. Xu, A. Mohanty, B. Lin, J. Ye, S. Vrudhula, J. Seo, Y. Cao, and S. Yu. 2015. Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 854--859."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 269--284","author":"Chen T.","unstructured":"T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam. 2014. DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 269--284."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 609--622","author":"Chen Y.","unstructured":"Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun, and O. Temam. 2014. DaDianNao: A Machine-Learning Supercomputer. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 609--622."},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 367--379","author":"Chen Y.-H.","unstructured":"Y.-H. Chen, J. Emer, and V. Sze. 2016. Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks. In Proceedings of the International Symposium on Computer Architecture. 367--379."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409722"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 27--39","author":"Chi P.","unstructured":"P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao, Y. Liu, Y. Wang, and Y. Xie. 2016. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In Proceedings of the International Symposium on Computer Architecture. 27--39."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). 490--492","author":"Gonugondla S. K.","unstructured":"S. K. Gonugondla, M. Kang, and N. Shanbhag. 2018. A 42pJ\/decision 3.12TOPS\/W robust in-memory machine learning classifier with on-chip training. In IEEE International Solid-State Circuits Conference (ISSCC). 490--492."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE International Conference on Acoustics, Speech and Signal Processing. 6645--6649","author":"Graves A.","unstructured":"A. Graves, A. Mohamed, and G. Hinton. 2013. Speech recognition with deep recurrent neural networks. In IEEE International Conference on Acoustics, Speech and Signal Processing. 6645--6649."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 243--254","author":"Han S.","unstructured":"S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. A. Horowitz, and W. J. Dally. 2016. EIE: Efficient inference engine on compressed deep neural network. In Proceedings of the International Symposium on Computer Architecture. 243--254."},{"key":"e_1_3_2_1_18_1","volume-title":"The IEEE International Conference on Computer Vision (ICCV). 1026--1034","author":"He K.","unstructured":"K. He, X. Zhang, S. Ren, and J. Sun. 2015. Delving deep into rectifiers: Surpassing human-level performance on ImageNet classification. In The IEEE International Conference on Computer Vision (ICCV). 1026--1034."},{"key":"e_1_3_2_1_19_1","volume-title":"The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 770--778","author":"He K.","unstructured":"K. He, X. Zhang, S. Ren, and J. Sun. 2016. Deep residual learning for image recognition. In The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 770--778."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the Design Automation Conference.","author":"Hu M.","unstructured":"M. Hu, J. P. Strachan, Z. Li, E. M. Grafals, N. Davila, C. Graves, S. Lam, N. Ge, J. J. Yang, and R. S. Williams. 2016. Dot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication. In Proceedings of the Design Automation Conference."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384010"},{"key":"e_1_3_2_1_23_1","volume-title":"Resistive Switching: From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications, 715--735.","author":"Indiveri G.","year":"2016","unstructured":"G. Indiveri, E. Linn, and S. Ambrogio. 2016. ReRAM-based neuromorphic computing. Resistive Switching: From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications, 715--735."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"e_1_3_2_1_25_1","volume-title":"The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 3128--3137","author":"Karpathy A.","unstructured":"A. Karpathy and L. Fei-Fei. 2015. Deep visual-semantic alignments for generating image descriptions. In The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 3128--3137."},{"key":"e_1_3_2_1_26_1","first-page":"4","article-title":"A reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing","volume":"11","author":"Kim Y.","year":"2015","unstructured":"Y. Kim, Y. Zhang, and P. Li. 2015. A reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing. ACM Journal on Emerging Technologies in Computing Systems (JETC) 11, 4.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"e_1_3_2_1_27_1","unstructured":"A. Krizhevsky I. Sutskever and G. E. Hinton. 2012. ImageNet classification with deep convolutional neural networks. In Advances in Neural Information Processing Systems. 1097--1105."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design. 242--247","author":"Li B.","unstructured":"B. Li, Y. Shan, M. Hu, Y. Wang, Y. Chen, and H. Yang. 2013. Memristor-based approximated computation. In Proceedings of the International Symposium on Low Power Electronics and Design. 242--247."},{"key":"e_1_3_2_1_30_1","unstructured":"B. Murmann. 2018. ADC Performance Survey 1997-2018 (ISSCC & VLSI Symposium). [Online]. Available: http:\/\/web.stanford.edu\/~murmann\/adcsurvey.html."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2612235"},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 27--40","author":"Parashar A.","unstructured":"A. Parashar, M. Rhu, A. Mukkara, A. Puglielli, R. Venkatesan, B. Khailany, J. Emer, S. W. Keckler, and W. J. Dally. 2017. SCNN: An accelerator for compressed-sparse convolutional neural networks. In Proceedings of the International Symposium on Computer Architecture. 27--40."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2090088"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3510"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"M. Prezioso F. Merrikh-Bayat B. D. Hoskins G. C. Adam K. K. Likharev and D. B. Strukov. 2015. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 521 7550 61--64.","DOI":"10.1038\/nature14441"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 273--287","author":"Seshadri V.","unstructured":"V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, and T. C. Mowry. 2017. Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 273--287."},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 14--26","author":"Shafiee A.","unstructured":"A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar. 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In Proceedings of the International Symposium on Computer Architecture. 14--26."},{"key":"e_1_3_2_1_39_1","volume-title":"IEEE Symposium on VLSI Circuits. 82--83","author":"Sheu S.-S.","year":"2009","unstructured":"S.-S. Sheu, P.-C. Chiang, W.-P. Lin, H.-Y. Lee, P.-S. Chen, Y.-S. Chen, T.-Y. Wu, F. T. Chen, K.-L. Su, M.-J. Kao, K.-H. Cheng, and M.-J. Tsai. 2009. A 5ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme. In IEEE Symposium on VLSI Circuits. 82--83."},{"key":"e_1_3_2_1_40_1","unstructured":"K. Simonyan and A. Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556."},{"key":"e_1_3_2_1_41_1","volume-title":"IEEE International Symposium on High Performance Computer Architecture. 541--552","author":"Song L.","unstructured":"L. Song, X. Qian, H. Li, and Y. Chen. 2017. PipeLayer: A pipelined ReRAM-based accelerator for deep learning. In IEEE International Symposium on High Performance Computer Architecture. 541--552."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-016-9841-0"},{"key":"e_1_3_2_1_43_1","volume-title":"The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 1--9.","author":"Szegedy C.","unstructured":"C. Szegedy, W. Liu, Y. Jia, P. Sermanet, S. Reed, D. Anguelov, D. Erhan, V. Vanhoucke, and A. Rabinovich. 2015. Going deeper with convolutions. In The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 1--9."},{"key":"e_1_3_2_1_44_1","volume-title":"The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 1701--1708","author":"Taigman Y.","unstructured":"Y. Taigman, M. Yang, M. Ranzato, and L. Wolf. 2014. Deepface: Closing the gap to human-level performance in face verification. In The IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 1701--1708."},{"key":"e_1_3_2_1_45_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). 388--390","author":"Xue C.-X.","year":"2019","unstructured":"C.-X. Xue, W.-H. Chen, J.-S. Liu, J.-F. Li, W.-Y. Lin, W.-E. Lin, J.-H. Wang, W.-C. Wei, T.-W. Chang, T.-C. Chang, T.-Y. Huang, H.-Y. Kao, S.-Y. Wei, Y.-C. Chiu, C.-Y. Lee, C.-C. Lo, Y.-C. King, C.-J. Lin, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, and M.-F. Chang. 2019. A 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors. In IEEE International Solid-State Circuits Conference (ISSCC). 388--390."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"e_1_3_2_1_47_1","volume-title":"IEEE Symposium on VLSI Circuits. 1--2.","author":"Zhang J.","unstructured":"J. Zhang, Z. Wang, and N. Verma. 2016. A machine-learning classifier implemented in a standard 6T SRAM array. In IEEE Symposium on VLSI Circuits. 1--2."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus OH USA","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358328","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358328","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T22:26:23Z","timestamp":1753827983000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358328"}},"subtitle":["Connecting RRAMs to Extend Analog Dataflow In An End-To-End In-Memory Processing Paradigm"],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":47,"alternative-id":["10.1145\/3352460.3358328","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358328","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}