{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T18:52:55Z","timestamp":1778179975423,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,7,23]],"date-time":"2019-07-23T00:00:00Z","timestamp":1563840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF\/SRC E2CDA program"},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF-CCF-1903951"],"award-info":[{"award-number":["NSF-CCF-1903951"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,7,23]]},"DOI":"10.1145\/3354265.3354266","type":"proceedings-article","created":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T14:21:08Z","timestamp":1568298068000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["MLP+NeuroSimV3.0"],"prefix":"10.1145","author":[{"given":"Yandong","family":"Luo","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, United States"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, United States"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, United States"}]}],"member":"320","published-online":{"date-parts":[[2019,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"X. Si J.-J. Chen Y.-N. Tu W.-H. Huang J.-H. Wang W.-C. Wei S.-Y. Wu X. Sun R. Liu S. Yu R.-S. Liu C.-C. Hsieh K.-T. Tang Q. Li M.-F. Chang \"A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning \" IEEE International Solid-State Circuits Conference (ISSCC) 2019  X. Si J.-J. Chen Y.-N. Tu W.-H. Huang J.-H. Wang W.-C. Wei S.-Y. Wu X. Sun R. Liu S. Yu R.-S. Liu C.-C. Hsieh K.-T. Tang Q. Li M.-F. Chang \"A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning \" IEEE International Solid-State Circuits Conference (ISSCC) 2019","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"e_1_3_2_1_3_1","first-page":"494","volume-title":"A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors,\" 2018 IEEE International Solid - State Circuits Conference - (ISSCC)","author":"Chen W.","year":"2018","unstructured":"W. Chen , K. Li , W. Lin , K. Hsu , P. Li , C. Yang , C. Xue , E. Yang , Y. Chen , Y. Chang , T. Hsu , Y. King , C. Lin , R. Liu , C. Hsieh , K. Tang and M. Chang ., \" A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors,\" 2018 IEEE International Solid - State Circuits Conference - (ISSCC) , San Francisco, CA , 2018 , pp. 494 -- 496 . W. Chen, K. Li, W. Lin, K. Hsu, P. Li, C. Yang, C. Xue, E. Yang, Y. Chen, Y. Chang, T. Hsu, Y. King, C. Lin, R. Liu, C. Hsieh, K. Tang and M. Chang., \"A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors,\" 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 494--496."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196089"},{"key":"e_1_3_2_1_5_1","first-page":"541","volume-title":"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning,\" 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Song L.","year":"2017","unstructured":"L. Song , X. Qian , H. Li and Y. Chen , \" PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning,\" 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) , Austin, TX , 2017 , pp. 541 -- 552 . L. Song, X. Qian, H. Li and Y. Chen, \"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning,\" 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), Austin, TX, 2017, pp. 541--552."},{"key":"e_1_3_2_1_6_1","first-page":"237","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Ji H.","year":"2018","unstructured":"H. Ji , L. Song , L. Jiang , H. H. Li and Y. Chen , \" ReCom: An efficient resistive accelerator for compressed deep neural networks,\" 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE) , Dresden , 2018 , pp. 237 -- 240 . H. Ji, L. Song, L. Jiang, H. H. Li and Y. Chen, \"ReCom: An efficient resistive accelerator for compressed deep neural networks,\" 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 2018, pp. 237--240."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_2_1_8_1","first-page":"6.1.1","volume-title":"NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures,\" 2017 IEEE International Electron Devices Meeting (IEDM)","author":"Chen P.","year":"2017","unstructured":"P. Chen , X. Peng and S. Yu , \" NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures,\" 2017 IEEE International Electron Devices Meeting (IEDM) , San Francisco, CA , 2017 , pp. 6.1.1 -- 6.1.4 . P. Chen, X. Peng and S. Yu, \"NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures,\" 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 6.1.1--6.1.4."},{"key":"e_1_3_2_1_9_1","unstructured":"https:\/\/github.com\/neurosim\/MLP_NeuroSim_V3.0  https:\/\/github.com\/neurosim\/MLP_NeuroSim_V3.0"},{"key":"e_1_3_2_1_10_1","first-page":"25","volume-title":"Capacitor-based Cross-point Array for Analog Neural Network with Record Symmetry and Linearity,\" 2018 IEEE Symposium on VLSI Technology","author":"Li Y.","year":"2018","unstructured":"Y. Li , S. Kim , X.Sun, P. Solomon , T. Gokman , H. Tsai , S. Koswatta , Z. Ren , R. Mo , C. Yeh , W. Haensch and E. Leobandung , \" Capacitor-based Cross-point Array for Analog Neural Network with Record Symmetry and Linearity,\" 2018 IEEE Symposium on VLSI Technology , Honolulu, HI , 2018 , pp. 25 -- 26 . Y. Li, S. Kim, X.Sun, P. Solomon, T. Gokman, H. Tsai, S. Koswatta, Z. Ren, R. Mo, C. Yeh, W. Haensch and E. Leobandung, \"Capacitor-based Cross-point Array for Analog Neural Network with Record Symmetry and Linearity,\" 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, 2018, pp. 25--26."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"e_1_3_2_1_12_1","first-page":"3.1.1","volume-title":"Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell,\" 2018 IEEE International Electron Devices Meeting (IEDM)","author":"Sun X.","year":"2018","unstructured":"X. Sun , P. Wang , K. Ni , S. Datta and S. Yu , \" Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell,\" 2018 IEEE International Electron Devices Meeting (IEDM) , San Francisco, CA , 2018 , pp. 3.1.1 -- 3.1.4 . X. Sun, P. Wang, K. Ni, S. Datta and S. Yu, \"Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell,\" 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2018, pp. 3.1.1--3.1.4."},{"key":"e_1_3_2_1_13_1","first-page":"6.2.1","volume-title":"Ferroelectric FET analog synapse for acceleration of deep neural network training,\" 2017 IEEE International Electron Devices Meeting (IEDM)","author":"Chen M.","year":"2017","unstructured":"M. Jerry P. Chen , J. Zhang , P. Sharma , K. Ni , S.Yu and S. Datta , \" Ferroelectric FET analog synapse for acceleration of deep neural network training,\" 2017 IEEE International Electron Devices Meeting (IEDM) , San Francisco, CA , 2017 , pp. 6.2.1 -- 6.2.4 . M. Jerry P. Chen, J. Zhang, P. Sharma, K. Ni, S.Yu and S. Datta, \"Ferroelectric FET analog synapse for acceleration of deep neural network training,\" 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 6.2.1--6.2.4."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl201040y"},{"key":"e_1_3_2_1_15_1","unstructured":"http:\/\/ruder.io\/optimizing-gradient descent\/index.html#momentum  http:\/\/ruder.io\/optimizing-gradient descent\/index.html#momentum"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-017-0001-5"},{"key":"e_1_3_2_1_18_1","unstructured":"S. Wu G. Li F. Chen and L. Shi \"Training and inference with integers in deep neural networks \" arXiv preprint (2018):1802:04680.  S. Wu G. Li F. Chen and L. Shi \"Training and inference with integers in deep neural networks \" arXiv preprint (2018):1802:04680."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"P.-Y. Chen S. Yu \"Technological benchmark of analog synaptic devices for neuro-inspired architectures \" IEEE Design & Test 2019  P.-Y. Chen S. Yu \"Technological benchmark of analog synaptic devices for neuro-inspired architectures \" IEEE Design & Test 2019","DOI":"10.1109\/MDAT.2018.2890229"},{"key":"e_1_3_2_1_20_1","volume-title":"A methodology to improve linearity of analog RRAM for neuromorphic computing.\" IEEE Symposium on VLSI Technology","author":"Wu W.","year":"2018","unstructured":"W. Wu , H. Wu , B. Gao , P. Yao , X. Zhang , X. Peng , S. Yu and H. Qiang . \" A methodology to improve linearity of analog RRAM for neuromorphic computing.\" IEEE Symposium on VLSI Technology , 2018 . W. Wu, H. Wu, B. Gao, P. Yao, X. Zhang, X. Peng, S. Yu and H. Qiang. \"A methodology to improve linearity of analog RRAM for neuromorphic computing.\" IEEE Symposium on VLSI Technology, 2018."},{"key":"e_1_3_2_1_21_1","volume-title":"Neuromorphic speech systems using advanced ReRAM-based synapse.\" IEEE International Electron Devices Meeting","author":"Park S.","year":"2013","unstructured":"S. Park , A. Sheri , J. Kim , J. Noh , J. Jang , M. Jeon , B. Lee , B. R. Lee , B. H. Lee , and H. Hwang , \" Neuromorphic speech systems using advanced ReRAM-based synapse.\" IEEE International Electron Devices Meeting , 2013 . S. Park, A. Sheri, J. Kim, J. Noh, J. Jang, M. Jeon, B. Lee, B. R. Lee, B. H. Lee, and H. Hwang, \"Neuromorphic speech systems using advanced ReRAM-based synapse.\" IEEE International Electron Devices Meeting, 2013."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"}],"event":{"name":"ICONS '19: International Conference on Neuromorphic Systems","location":"Knoxville TN USA","acronym":"ICONS '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","Intel Intel"]},"container-title":["Proceedings of the International Conference on Neuromorphic Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3354265.3354266","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3354265.3354266","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3354265.3354266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:56Z","timestamp":1750203896000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3354265.3354266"}},"subtitle":["Improving On-chip Learning Performance with Device to Algorithm Optimizations"],"short-title":[],"issued":{"date-parts":[[2019,7,23]]},"references-count":22,"alternative-id":["10.1145\/3354265.3354266","10.1145\/3354265"],"URL":"https:\/\/doi.org\/10.1145\/3354265.3354266","relation":{},"subject":[],"published":{"date-parts":[[2019,7,23]]},"assertion":[{"value":"2019-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}