{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:24:48Z","timestamp":1763457888058,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,13]],"date-time":"2019-10-13T00:00:00Z","timestamp":1570924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Danish Council for Independent Research | Technology and Production Sciences"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,13]]},"DOI":"10.1145\/3356045.3360714","type":"proceedings-article","created":{"date-parts":[[2019,11,8]],"date-time":"2019-11-08T20:23:51Z","timestamp":1573244631000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["S4NOC"],"prefix":"10.1145","author":[{"given":"Martin","family":"Schoeberl","sequence":"first","affiliation":[{"name":"Technical University of Denmark, Lyngby, Denmark"}]},{"given":"Luca","family":"Pezzarossa","sequence":"additional","affiliation":[{"name":"Technical University of Denmark, Lyngby, Denmark"}]},{"given":"Jens","family":"Spars\u00f8","sequence":"additional","affiliation":[{"name":"Technical University of Denmark, Lyngby, Denmark"}]}],"member":"320","published-online":{"date-parts":[[2019,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Accellera Systems Initiative. 2013. Open Core Protocol Specification Release 3.0. Available at http:\/\/accellera.org\/downloads\/standards\/ocp\/.  Accellera Systems Initiative. 2013. Open Core Protocol Specification Release 3.0. Available at http:\/\/accellera.org\/downloads\/standards\/ocp\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2392987.2392995"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482094"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-27562-4_14"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2401716.2401730"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2018.8573463"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342017"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.25"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18656-2_22"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9300-4"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485538"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280122"}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Columbus Ohio","acronym":"MICRO '52"},"container-title":["Proceedings of the 12th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356045.3360714","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3356045.3360714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:08Z","timestamp":1750268948000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356045.3360714"}},"subtitle":["a minimalistic network-on-chip for real-time multicores"],"short-title":[],"issued":{"date-parts":[[2019,10,13]]},"references-count":16,"alternative-id":["10.1145\/3356045.3360714","10.1145\/3356045"],"URL":"https:\/\/doi.org\/10.1145\/3356045.3360714","relation":{},"subject":[],"published":{"date-parts":[[2019,10,13]]},"assertion":[{"value":"2019-10-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}