{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:32:44Z","timestamp":1764174764866,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,13]],"date-time":"2019-10-13T00:00:00Z","timestamp":1570924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,13]]},"DOI":"10.1145\/3356045.3360716","type":"proceedings-article","created":{"date-parts":[[2019,11,8]],"date-time":"2019-11-08T20:23:51Z","timestamp":1573244631000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Your hardware is all wired up!"],"prefix":"10.1145","author":[{"given":"Ahmad","family":"Patooghy","sequence":"first","affiliation":[{"name":"University of Central Arkansas"}]},{"given":"Maral Filvan","family":"Torkaman","sequence":"additional","affiliation":[{"name":"University of Central Arkansas"}]},{"given":"Mehdi","family":"Elahi","sequence":"additional","affiliation":[{"name":"University of Central Arkansas"}]}],"member":"320","published-online":{"date-parts":[[2019,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2013.6724392"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"2011 IEEE International","author":"Hammami O.","year":"2012","unstructured":"O. Hammami , A. M'zah , and K. Hamwi . Design of 3d-ic for butterfly noc based 64 pe-multicore: Analysis and design space exploration. In 2011 IEEE International 3D Systems Integration Conference (3DIC) , 2011 IEEE International , pages 1 -- 4 , Jan 2012 . O. Hammami, A. M'zah, and K. Hamwi. Design of 3d-ic for butterfly noc based 64 pe-multicore: Analysis and design space exploration. In 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International, pages 1--4, Jan 2012."},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"2011 IEEE International","author":"Jabbar M. H.","year":"2012","unstructured":"M. H. Jabbar , D. Houzet , and O. Hammami . 3d multiprocessor with 3d noc architecture based on tezzaron technology. In 2011 IEEE International 3D Systems Integration Conference (3DIC) , 2011 IEEE International , pages 1 -- 5 , Jan 2012 . M. H. Jabbar, D. Houzet, and O. Hammami. 3d multiprocessor with 3d noc architecture based on tezzaron technology. In 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International, pages 1--5, Jan 2012."},{"key":"e_1_3_2_1_4_1","first-page":"793","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Jiang L.","year":"2012","unstructured":"L. Jiang , Q. Xu , and B. Eklow . On effective tsv repair for 3d-stacked ics. In 2012 Design , Automation Test in Europe Conference Exhibition (DATE) , pages 793 -- 798 , March 2012 . L. Jiang, Q. Xu, and B. Eklow. On effective tsv repair for 3d-stacked ics. In 2012 Design, Automation Test in Europe Conference Exhibition (DATE), pages 793--798, March 2012."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2017.2681103"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.66"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.12"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.08.004"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406991"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.09.002"},{"key":"e_1_3_2_1_11_1","first-page":"41","article-title":"Electrical modeling and characterization of through-silicon vias (tsvs) for 3-d integrated circuits","author":"Savidis Ioannis","year":"2010","unstructured":"Ioannis Savidis , Syed M Alam , Ankur Jain , Scott Pozder , Robert E Jones , and Ritwik Chatterjee . Electrical modeling and characterization of through-silicon vias (tsvs) for 3-d integrated circuits . Microelectronics Journal , 41 , 2010 . Ioannis Savidis, Syed M Alam, Ankur Jain, Scott Pozder, Robert E Jones, and Ritwik Chatterjee. Electrical modeling and characterization of through-silicon vias (tsvs) for 3-d integrated circuits. Microelectronics Journal, 41, 2010.","journal-title":"Microelectronics Journal"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090049"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1002\/mop.26021"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2568755"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024900"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2017.8167468"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2017.8126413"},{"key":"e_1_3_2_1_18_1","volume-title":"Memory-based crosstalk canceling codecs for on-chip buses","author":"Duan Chunjie","year":"2006","unstructured":"Chunjie Duan , K. Gulat , and S.P. Khatr . Memory-based crosstalk canceling codecs for on-chip buses , 2006 . Chunjie Duan, K. Gulat, and S.P. Khatr. Memory-based crosstalk canceling codecs for on-chip buses, 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005313"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7517149"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742982"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEE.2018.8472707"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496709"},{"key":"e_1_3_2_1_24_1","volume-title":"A power-area simulator for interconnection networks","author":"Kahng Andrew B","year":"2012","unstructured":"Andrew B Kahng , Bin Li , Li-Shiuan Peh , and Kambiz Samadi . Orion 2.0 : A power-area simulator for interconnection networks . IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 20(1), 2012 . Andrew B Kahng, Bin Li, Li-Shiuan Peh, and Kambiz Samadi. Orion 2.0: A power-area simulator for interconnection networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(1), 2012."},{"key":"e_1_3_2_1_25_1","first-page":"24","volume-title":"ACM SIGARCH computer architecture news","author":"Woo Steven Cameron","year":"1995","unstructured":"Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh, and Anoop Gupta. The splash-2 programs: Characterization and methodological considerations . In ACM SIGARCH computer architecture news , volume 23 , pages 24 -- 36 . ACM , 1995 . Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The splash-2 programs: Characterization and methodological considerations. In ACM SIGARCH computer architecture news, volume 23, pages 24--36. ACM, 1995."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Columbus Ohio","acronym":"MICRO '52"},"container-title":["Proceedings of the 12th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356045.3360716","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3356045.3360716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:08Z","timestamp":1750268948000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356045.3360716"}},"subtitle":["attacking network-on-chips via crosstalk channel"],"short-title":[],"issued":{"date-parts":[[2019,10,13]]},"references-count":25,"alternative-id":["10.1145\/3356045.3360716","10.1145\/3356045"],"URL":"https:\/\/doi.org\/10.1145\/3356045.3360716","relation":{},"subject":[],"published":{"date-parts":[[2019,10,13]]},"assertion":[{"value":"2019-10-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}