{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T04:08:24Z","timestamp":1768709304435,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,13]],"date-time":"2019-10-13T00:00:00Z","timestamp":1570924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,13]]},"DOI":"10.1145\/3356045.3360720","type":"proceedings-article","created":{"date-parts":[[2019,11,8]],"date-time":"2019-11-08T20:23:51Z","timestamp":1573244631000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Asymmetric routing in 3D NoC using interleaved edge routers"],"prefix":"10.1145","author":[{"given":"Rose George","family":"Kunthara","sequence":"first","affiliation":[{"name":"CUSAT, Cochin, India"}]},{"given":"Rekha K","family":"James","sequence":"additional","affiliation":[{"name":"CUSAT, Cochin, India"}]},{"given":"Simi Zerine","family":"Sleeba","sequence":"additional","affiliation":[{"name":"Viswajyothi College of Engineering and Technology, Muvattupuzha, India"}]},{"given":"John","family":"Jose","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Guwahati, India"}]}],"member":"320","published-online":{"date-parts":[[2019,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ITRS 2015 Edition.","author":"Semiconductor Industry Association","unstructured":"Semiconductor Industry Association , The International Technology Roadmap for Semiconductors , ITRS 2015 Edition. Semiconductor Industry Association, The International Technology Roadmap for Semiconductors, ITRS 2015 Edition."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/995703"},{"key":"e_1_3_2_1_3_1","volume-title":"DAC, Pages. 684--689","author":"Dally W.","year":"2001","unstructured":"W. Dally and B. Towles , Route packets, not wires: on-chip interconnection networks , In DAC, Pages. 684--689 , 2001 . W. Dally and B. Towles, Route packets, not wires: on-chip interconnection networks, In DAC, Pages. 684--689, 2001."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"e_1_3_2_1_6_1","volume-title":"ISCA","author":"Taylor M. B.","year":"2004","unstructured":"M. B. Taylor , Evaluation of the raw microprocessor: An exposedwire-delay architecture for ILP and streams , In ISCA , 2004 . M. B. Taylor et al., Evaluation of the raw microprocessor: An exposedwire-delay architecture for ILP and streams, In ISCA, 2004."},{"key":"e_1_3_2_1_7_1","volume-title":"ISCA, Pages 196--207","author":"Moscibroda Thomas","year":"2009","unstructured":"Thomas Moscibroda and Onur Mutlu , A case for bufferless routing in on-chip networks , In ISCA, Pages 196--207 , 2009 . Thomas Moscibroda and Onur Mutlu, A case for bufferless routing in on-chip networks, In ISCA, Pages 196--207, 2009."},{"key":"e_1_3_2_1_8_1","volume-title":"CHIPPER: A low complexity bufferless deflection router, In HPCA, Pages 144--155","author":"Fallin Chris","year":"2011","unstructured":"Chris Fallin , Chris Craik and Onur Mutlu , CHIPPER: A low complexity bufferless deflection router, In HPCA, Pages 144--155 , 2011 . Chris Fallin, Chris Craik and Onur Mutlu, CHIPPER: A low complexity bufferless deflection router, In HPCA, Pages 144--155, 2011."},{"key":"e_1_3_2_1_9_1","volume-title":"IBM Journal of Research and Development","author":"Topol A. W.","year":"2006","unstructured":"A. W. Topol , Three-Dimensional Integrated Circuits , IBM Journal of Research and Development , Vol. 50 , Number . 4\/5, July 2006 . A. W. Topol et al., Three-Dimensional Integrated Circuits, IBM Journal of Research and Development, Vol. 50, Number. 4\/5, July 2006."},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE Design and Test of Computers","volume":"22","author":"Davis W. R.","year":"2005","unstructured":"W. R. Davis Demystifying 3D ICS : The Pros and Cons of Going Vertical , IEEE Design and Test of Computers , Vol. 22 , Number. 6, Pages 498--510 , 2005 . W. R. Davis et al., Demystifying 3D ICS: The Pros and Cons of Going Vertical, IEEE Design and Test of Computers, Vol. 22, Number. 6, Pages 498--510, 2005."},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE-TVLSI","volume":"15","author":"Vasilis","year":"2007","unstructured":"Vasilis F. Pavlidis and Eby G. Friedman, 3-D Topologies for Networks-on-Chip , IEEE-TVLSI , Vol. 15 , Number. 10, Pages 1081- -1090, October 2007 . Vasilis F. Pavlidis and Eby G. Friedman, 3-D Topologies for Networks-on-Chip, IEEE-TVLSI, Vol. 15, Number. 10, Pages 1081--1090, October 2007."},{"key":"e_1_3_2_1_12_1","volume-title":"ICPP","author":"Matsutani Hiroki","year":"2007","unstructured":"Hiroki Matsutani , Michihiro Koibuchi and Hideharu Amano , Tightly-Coupled Multi-Layer Topologies for 3D NoCs , In ICPP , 2007 . Hiroki Matsutani, Michihiro Koibuchi and Hideharu Amano, Tightly-Coupled Multi-Layer Topologies for 3D NoCs, In ICPP, 2007."},{"key":"e_1_3_2_1_13_1","volume-title":"ISCA, Pages. 251--261","author":"D. Park","year":"2008","unstructured":"D. Park et al. , MIRA: A multi-layered on-chip interconnect router architecture , In ISCA, Pages. 251--261 , 2008 . D. Park et al., MIRA: A multi-layered on-chip interconnect router architecture, In ISCA, Pages. 251--261, 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"ICEIE, Pages. 333--337","author":"Xu T.","year":"2010","unstructured":"T. Xu , P. Liljeberg , and H. Tenhunen , A study of Through Silicon Via impact to 3D Network-on-Chip design , In ICEIE, Pages. 333--337 , 2010 . T. Xu, P. Liljeberg, and H. Tenhunen, A study of Through Silicon Via impact to 3D Network-on-Chip design, In ICEIE, Pages. 333--337, 2010."},{"key":"e_1_3_2_1_15_1","volume-title":"Economizing TSV Resources in 3-D Network-on-Chip Design","author":"Y. Wang","year":"2015","unstructured":"Y. Wang et al. , Economizing TSV Resources in 3-D Network-on-Chip Design , IEEE-TVLSI, Vol . 23, Number . 3, Pages. 493\u00e2\u0102\u015e506, March 2015 . Y. Wang et al., Economizing TSV Resources in 3-D Network-on-Chip Design, IEEE-TVLSI, Vol. 23, Number. 3, Pages. 493\u00e2\u0102\u015e506, March 2015."},{"key":"e_1_3_2_1_16_1","volume-title":"NoCArc","author":"Bahrebar Poona","year":"2018","unstructured":"Poona Bahrebar and Dirk Stroobandt , 3 D MAX : A Maximally Adaptive Routing Method for VC-less 3D Mesh-based Networks-on-Chip , In NoCArc , 2018 . Poona Bahrebar and Dirk Stroobandt, 3D MAX: A Maximally Adaptive Routing Method for VC-less 3D Mesh-based Networks-on-Chip, In NoCArc, 2018."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2019.8671643"},{"key":"e_1_3_2_1_18_1","volume-title":"Deflection routing in 3D Network-on-Chip with TSV serialization","author":"Lee Jinho","year":"2013","unstructured":"Jinho Lee , Dongwoo Lee , Sunwook Kim and Kiyoung Choi , Deflection routing in 3D Network-on-Chip with TSV serialization , In ASP-DAC , 2013 . Jinho Lee, Dongwoo Lee, Sunwook Kim and Kiyoung Choi, Deflection routing in 3D Network-on-Chip with TSV serialization, In ASP-DAC, 2013."},{"key":"e_1_3_2_1_19_1","volume-title":"IEICE Transactions on Information and Systems","author":"Feng C.","year":"2012","unstructured":"C. Feng , Z. Lu , A. Jantsch , and M. Zhang , A 1-Cycle 1.25GHz Bufferless Router for 3D Network-on-Chip , IEICE Transactions on Information and Systems , Volume E 95 .D, Issue 5, Pages. 1519--1522, 2012 . C. Feng, Z. Lu, A. Jantsch, and M. Zhang, A 1-Cycle 1.25GHz Bufferless Router for 3D Network-on-Chip, IEICE Transactions on Information and Systems, Volume E95.D, Issue 5, Pages. 1519--1522, 2012."},{"key":"e_1_3_2_1_20_1","volume-title":"PATMOS","author":"Tatas K.","year":"2017","unstructured":"K. Tatas , S. Savva and C. Kyriacou , 3DBUFFBLESS: A Novel Buffered-Bufferless Hybrid Router for 3D Networks-on-Chip , In PATMOS , 2017 . K. Tatas, S. Savva and C. Kyriacou, 3DBUFFBLESS: A Novel Buffered-Bufferless Hybrid Router for 3D Networks-on-Chip, In PATMOS, 2017."},{"key":"e_1_3_2_1_21_1","volume-title":"Ali Ahmadinia and Nader Bagherzadeh, Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation","author":"Agyeman Michael Opoku","year":"2016","unstructured":"Michael Opoku Agyeman , Ali Ahmadinia and Nader Bagherzadeh, Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation , IEEE-TPDS, Vol .27, Number .6, Pages. 1756--1769, 2016 . Michael Opoku Agyeman, Ali Ahmadinia and Nader Bagherzadeh, Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation, IEEE-TPDS, Vol.27, Number.6, Pages. 1756--1769, 2016."},{"key":"e_1_3_2_1_22_1","volume-title":"A detailed and flexible cycle-accurate Network-on-Chip simulator, In ISPASS, Pages 86--96","author":"Jiang Nan","year":"2013","unstructured":"Nan Jiang , Daniel U. Becker , George Michelogiannakis , James Balfour , Brian Towles , John Kim and William J. Dally , A detailed and flexible cycle-accurate Network-on-Chip simulator, In ISPASS, Pages 86--96 , 2013 . Nan Jiang, Daniel U. Becker, George Michelogiannakis, James Balfour, Brian Towles, John Kim and William J. Dally, A detailed and flexible cycle-accurate Network-on-Chip simulator, In ISPASS, Pages 86--96, 2013."},{"key":"e_1_3_2_1_23_1","volume-title":"SIGARCH Computer Architecture News","author":"N. Binkert","year":"2011","unstructured":"N. Binkert et al. , The gem5 simulator , SIGARCH Computer Architecture News , Vol. 39 , Number . 2, Pages. 1--7, 2011 . N. Binkert et al., The gem5 simulator, SIGARCH Computer Architecture News, Vol. 39, Number. 2, Pages. 1--7, 2011."},{"key":"e_1_3_2_1_24_1","unstructured":"SPEC2006 CPU benchmark suite http:\/\/www.spec.org.  SPEC2006 CPU benchmark suite http:\/\/www.spec.org."}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Columbus Ohio","acronym":"MICRO '52","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 12th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356045.3360720","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3356045.3360720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:08Z","timestamp":1750268948000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356045.3360720"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,13]]},"references-count":24,"alternative-id":["10.1145\/3356045.3360720","10.1145\/3356045"],"URL":"https:\/\/doi.org\/10.1145\/3356045.3360720","relation":{},"subject":[],"published":{"date-parts":[[2019,10,13]]},"assertion":[{"value":"2019-10-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}