{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:26:43Z","timestamp":1764332803915,"version":"3.41.0"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"CONFIRM project","award":["16ES0569"],"award-info":[{"award-number":["16ES0569"]}]},{"name":"Infineon Technologies AG, Robert Bosch GmbH, Intel Deutschland GmbH, and Mentor Graphics GmbH"},{"name":"German Federal Ministry of Education and Research"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2019,9,30]]},"abstract":"<jats:p>The memory subsystem is increasingly subject to an intensive energy minimization effort in embedded and System-on-Chip development. While the main focus is typically put on energy consumption reduction, there are other optimization aspects that become more and more relevant as well, e.g., peak power constraints or time budgets. In this regard, the present article makes the following contributions. Taking industrial-grade information into account, different Static Random-Access Memory (SRAM) power modes and their characteristics are presented at first. Using this information, a comprehensive optimization model with the main intention of energy minimization is defined. It is based on memory access statistics that represent the embedded software of interest, which allows for application-tailored improvements. Further, it considers different power states of the memory subsystem and enables the definition of peak power and time corridor constraints. The presented two-stage implementation of this optimization model allows the handling of large design spaces. Clearly defined interfaces facilitate the exchange of individual workflow parts in a plug-and-play fashion and further enable a neat integration of our optimization method with existing hardware\/software (HW\/SW) codesign synthesis flows. A general evaluation for different technology nodes yields that the optimization potential of memory low-power modes increases with advancing miniaturization but also depends on the data footprint of the embedded software. Experimental results for a set of benchmark applications confirm these findings and provide energy savings of up to 90% and over 60% on average compared to a monolithic memory layout without low-power modes.<\/jats:p>","DOI":"10.1145\/3356583","type":"journal-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T13:13:05Z","timestamp":1570713185000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Power-mode-aware Memory Subsystem Optimization for Low-power System-on-Chip Design"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4770-4147","authenticated-orcid":false,"given":"Manuel","family":"Strobel","sequence":"first","affiliation":[{"name":"University of Stuttgart, Pfaffenwaldring, Stuttgart, Germany"}]},{"given":"Martin","family":"Radetzki","sequence":"additional","affiliation":[{"name":"University of Stuttgart, Pfaffenwaldring, Stuttgart, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,10,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852299"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344518"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1080\/15427951.2004.10129093"},{"volume-title":"Proceedings of the 2001 IEEE International Workshop on Workload Characterization. IEEE. DOI:https:\/\/doi.org\/10","year":"2001","author":"Guthaus M. R.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560019"},{"volume-title":"Kahng","year":"2016","author":"Hu T. C.","key":"e_1_2_1_8_1"},{"volume-title":"Retrieved","year":"2019","author":"More Moore ITRS.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859478"},{"key":"e_1_2_1_11_1","doi-asserted-by":"crossref","unstructured":"S. Lafond and J. Lilius. 2006. Static energy saving through multi-bank memory architecture. In Proc. of the 2006 International Conference on Embedded Computer Systems: Architectures Modeling and Simulation. 2006 International Conference on Embedded Computer Systems: Architectures Modeling and Simulation 43--49. DOI:https:\/\/doi.org\/10.1109\/ICSAMOS.2006.300807  S. Lafond and J. Lilius. 2006. Static energy saving through multi-bank memory architecture. In Proc. of the 2006 International Conference on Embedded Computer Systems: Architectures Modeling and Simulation. 2006 International Conference on Embedded Computer Systems: Architectures Modeling and Simulation 43--49. DOI:https:\/\/doi.org\/10.1109\/ICSAMOS.2006.300807","DOI":"10.1109\/ICSAMOS.2006.300807"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 2004 IEEE Asia-Pacific Conference on Circuits and Systems","volume":"2","author":"Lin W.-C.","year":"2004"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.43"},{"volume-title":"Proceedings of the 2002 Design Automation Conference. 213--218","year":"2002","author":"Luz V. De La","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.859521"},{"key":"e_1_2_1_16_1","unstructured":"A. Mathur and L. Minwell. 2009. Memory Power Reduction in SoC Design Using PowerPro MG. Retrieved July 2019 from https:\/\/www.design-reuse.com\/articles\/21806\/memory-power-reduction-soc-design.html.  A. Mathur and L. Minwell. 2009. Memory Power Reduction in SoC Design Using PowerPro MG. Retrieved July 2019 from https:\/\/www.design-reuse.com\/articles\/21806\/memory-power-reduction-soc-design.html."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001940"},{"volume-title":"Advanced Power Management in Embedded Memory Subsystems. Retrieved","year":"2019","author":"Minwell L.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124725"},{"volume-title":"Technical Report HPL-2009-85. HP Laboratories. Retrieved","year":"2009","author":"Muralimanohar N.","key":"e_1_2_1_20_1"},{"volume-title":"NanGate FreePDK45 Open Cell Library. Retrieved","year":"2019","author":"NanGate Inc. 2011.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.69.026113"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554478"},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","unstructured":"L. Steinfeld M. Ritt F. Silveira and L. Carro. 2013. Low-Power Processors Require Effective Memory Partitioning. Springer Berlin 73--81. DOI:https:\/\/doi.org\/10.1007\/978-3-642-38853-8_7  L. Steinfeld M. Ritt F. Silveira and L. Carro. 2013. Low-Power Processors Require Effective Memory Partitioning. Springer Berlin 73--81. DOI:https:\/\/doi.org\/10.1007\/978-3-642-38853-8_7","DOI":"10.1007\/978-3-642-38853-8_7"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"e_1_2_1_26_1","article-title":"Low power memory allocation and mapping for area-constrained systems-on-chips","volume":"2017","author":"Strobel M.","year":"2016","journal-title":"EURASIP Journal on Embedded Systems"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/WISES.2017.7986927"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2011.0680"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356583","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3356583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:22:54Z","timestamp":1750202574000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3356583"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":27,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,9,30]]}},"alternative-id":["10.1145\/3356583"],"URL":"https:\/\/doi.org\/10.1145\/3356583","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2018-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}