{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:30:21Z","timestamp":1773246621558,"version":"3.50.1"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T00:00:00Z","timestamp":1590019200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Commun. ACM"],"published-print":{"date-parts":[[2020,5,21]]},"abstract":"<jats:p>Lessons learned from Meltdown's exploitation of the weaknesses in today's processors.<\/jats:p>","DOI":"10.1145\/3357033","type":"journal-article","created":{"date-parts":[[2020,5,24]],"date-time":"2020-05-24T05:11:30Z","timestamp":1590297090000},"page":"46-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":215,"title":["Meltdown"],"prefix":"10.1145","volume":"63","author":[{"given":"Moritz","family":"Lipp","sequence":"first","affiliation":[{"name":"Graz University of Technology, Flanders, Austria"}]},{"given":"Michael","family":"Schwarz","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Flanders, Austria"}]},{"given":"Daniel","family":"Gruss","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Flanders, Austria"}]},{"given":"Thomas","family":"Prescher","sequence":"additional","affiliation":[{"name":"Cyberus Technology GmbH, Dresden, Germany"}]},{"given":"Werner","family":"Haas","sequence":"additional","affiliation":[{"name":"Cyberus Technology GmbH, Dresden, Germany"}]},{"given":"Jann","family":"Horn","sequence":"additional","affiliation":[{"name":"Google Project Zero, Zurich, Switzerland"}]},{"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Flanders, Austria"}]},{"given":"Paul","family":"Kocher","sequence":"additional","affiliation":[{"name":"cryptography and data security, San Francisco, CA"}]},{"given":"Daniel","family":"Genkin","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Yuval","family":"Yarom","sequence":"additional","affiliation":[{"name":"University of Adelaide and Data61, South Australia"}]},{"given":"Mike","family":"Hamburg","sequence":"additional","affiliation":[{"name":"Cryptography Research Division of Rambus, Sunnyvale, CA"}]},{"given":"Raoul","family":"Strackx","sequence":"additional","affiliation":[{"name":"Fortanix, Flanders, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2020,5,22]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of 2019 CCS, 785--800","author":"Bhattacharyya A.","unstructured":"Bhattacharyya , A. et al. SMoTherSpectre: Exploiting speculative execution through port contention . In Proceedings of 2019 CCS, 785--800 . Bhattacharyya, A. et al. SMoTherSpectre: Exploiting speculative execution through port contention. In Proceedings of 2019 CCS, 785--800."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936205"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of 2019 CCS.","author":"Canella C.","unstructured":"Canella , C. et al. Fallout: Leaking data on Meltdown-resistant CPUs . In Proceedings of 2019 CCS. Canella, C. et al. Fallout: Leaking data on Meltdown-resistant CPUs. In Proceedings of 2019 CCS."},{"key":"e_1_2_1_4_1","volume-title":"et al. A systematic evaluation of transient execution attacks and defenses. USENIX Sec","author":"Canella C.","year":"2019","unstructured":"Canella , C. et al. A systematic evaluation of transient execution attacks and defenses. USENIX Sec ( 2019 ), 249--266. Canella, C. et al. A systematic evaluation of transient execution attacks and defenses. USENIX Sec (2019), 249--266."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of Intern. 2017 Symposium on Engineering Secure Software and Systems. Springer, 161--176","author":"Gruss D.","unstructured":"Gruss , D. , Lipp , M. , Schwarz , M. , Fellner , R. , Maurice , C. , and Mangard , S . KASLR is Dead: Long Live KASLR . In Proceedings of Intern. 2017 Symposium on Engineering Secure Software and Systems. Springer, 161--176 . Gruss, D., Lipp, M., Schwarz, M., Fellner, R., Maurice, C., and Mangard, S. KASLR is Dead: Long Live KASLR. In Proceedings of Intern. 2017 Symposium on Engineering Secure Software and Systems. Springer, 161--176."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of 2016 CCS.","author":"Gruss D.","unstructured":"Gruss , D. , Maurice , C. , Fogh , A. , Lipp , M. , and Mangard , S . Prefetch side-channel attacks: Bypassing SMAP and Kernel ASLR . In Proceedings of 2016 CCS. Gruss, D., Maurice, C., Fogh, A., Lipp, M., and Mangard, S. Prefetch side-channel attacks: Bypassing SMAP and Kernel ASLR. In Proceedings of 2016 CCS."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of USENIX Security Symposium","author":"Gruss D.","year":"2015","unstructured":"Gruss , D. , Spreitzer , R. , and Mangard , S . Cache template attacks: Automating attacks on inclusive last-level caches . In Proceedings of USENIX Security Symposium , 2015 . Gruss, D., Spreitzer, R., and Mangard, S. Cache template attacks: Automating attacks on inclusive last-level caches. In Proceedings of USENIX Security Symposium, 2015."},{"key":"e_1_2_1_10_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.L.","year":"2011","unstructured":"Hennessy , J.L. , and Patterson , D.A . Computer Architecture: A Quantitative Approach , 5 th Ed. Morgan Kaufmann , San Francisco, CA, USA , 2011 . Hennessy, J.L., and Patterson, D.A. Computer Architecture: A Quantitative Approach, 5th Ed. Morgan Kaufmann, San Francisco, CA, USA, 2011.","edition":"5"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_2_1_12_1","unstructured":"IDRIX. VeraCrypt; https:\/\/veracrypt.fr 2018.  IDRIX. VeraCrypt; https:\/\/veracrypt.fr 2018."},{"key":"e_1_2_1_13_1","volume-title":"Jan","author":"Intel","year":"2009","unstructured":"Intel . An introduction to the intel quickpath interconnect , Jan 2009 . Intel. An introduction to the intel quickpath interconnect, Jan 2009."},{"key":"e_1_2_1_14_1","volume-title":"Rogue system register read","author":"Intel","year":"2018","unstructured":"Intel . Rogue system register read , 2018 ; https:\/\/software.intel.com\/security-software-guidance\/software-guidance\/ Intel. Rogue system register read, 2018; https:\/\/software.intel.com\/security-software-guidance\/software-guidance\/"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of 2016 CCS.","author":"Jang Y.","unstructured":"Jang , Y. , Lee , S. , and Kim , T . Breaking kernel address space layout randomization with Intel TSX . In Proceedings of 2016 CCS. Jang, Y., Lee, S., and Kim, T. Breaking kernel address space layout randomization with Intel TSX. In Proceedings of 2016 CCS."},{"key":"e_1_2_1_16_1","volume-title":"Speculative buffer overflows: Attacks and defenses","author":"Kiriansky V.","year":"2018","unstructured":"Kiriansky , V. , and Waldspurger , C . Speculative buffer overflows: Attacks and defenses ., 2018 ; arXiv 1807.03757. Kiriansky, V., and Waldspurger, C. Speculative buffer overflows: Attacks and defenses., 2018; arXiv 1807.03757."},{"key":"e_1_2_1_17_1","volume-title":"et al. Spectre attacks: Exploiting speculative execution. S&P","author":"Kocher P.","year":"2019","unstructured":"Kocher , P. et al. Spectre attacks: Exploiting speculative execution. S&P ( 2019 ). Kocher, P. et al. Spectre attacks: Exploiting speculative execution. S&P (2019)."},{"key":"e_1_2_1_18_1","unstructured":"Miller M. Speculative store bypass https:\/\/blogs.technet.microsoft.com\/srd\/2018\/05\/21\/analysis-and-mitigation-of-speculative-store-bypass\/  Miller M. Speculative store bypass https:\/\/blogs.technet.microsoft.com\/srd\/2018\/05\/21\/analysis-and-mitigation-of-speculative-store-bypass\/"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of 2006 CT-RSA.","author":"Osvik D.A.","unstructured":"Osvik , D.A. , Shamir , A. and Tromer , E . Cache attacks and countermeasures: The case of AES . In Proceedings of 2006 CT-RSA. Osvik, D.A., Shamir, A. and Tromer, E. Cache attacks and countermeasures: The case of AES. In Proceedings of 2006 CT-RSA."},{"key":"e_1_2_1_20_1","unstructured":"Phoronix. Linux 4.12 To Enable KASLR By Default; http:\/\/bit.ly\/2FVuoXz  Phoronix. Linux 4.12 To Enable KASLR By Default; http:\/\/bit.ly\/2FVuoXz"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of 2019 CCS..","author":"Schwarz M.","unstructured":"Schwarz , M. et al. ZombieLoad: Cross-privilege-boundary data sampling . In Proceedings of 2019 CCS.. Schwarz, M. et al. ZombieLoad: Cross-privilege-boundary data sampling. In Proceedings of 2019 CCS.."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028905"},{"key":"e_1_2_1_24_1","volume-title":"LazyFP: Leaking FPU register state using microarchitectural side-channels","author":"Stecklina J.","year":"2018","unstructured":"Stecklina , J. , and Prescher , T . LazyFP: Leaking FPU register state using microarchitectural side-channels , 2018 ; arXiv 1806.07480. Stecklina, J., and Prescher, T. LazyFP: Leaking FPU register state using microarchitectural side-channels, 2018; arXiv 1806.07480."},{"key":"e_1_2_1_25_1","volume-title":"et al. Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. USENIX Sec. (Aug","author":"Van Bulck J.","year":"2018","unstructured":"Van Bulck , J. et al. Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. USENIX Sec. (Aug . 2018 ). Van Bulck, J. et al. Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. USENIX Sec. (Aug. 2018)."},{"key":"e_1_2_1_26_1","volume-title":"RIDL: Rogue in-night data load. S&P (May","author":"van Schaik S.","year":"2019","unstructured":"van Schaik , S. , Milburn , A. , \u00d6sterlund , S. , Frigo , P. , Maisuradze , G. , Razavi , K. , Bos , H. , and Giuffrida , C . RIDL: Rogue in-night data load. S&P (May 2019 ). van Schaik, S., Milburn, A., \u00d6sterlund, S., Frigo, P., Maisuradze, G., Razavi, K., Bos, H., and Giuffrida, C. RIDL: Rogue in-night data load. S&P (May 2019)."},{"key":"e_1_2_1_27_1","volume-title":"et al. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution","author":"Weisse O.","year":"2018","unstructured":"Weisse , O. et al. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution ; https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf 2018 . Weisse, O. et al. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution; https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf 2018."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of USENIX Security Symposium","author":"Yarom Y.","year":"2014","unstructured":"Yarom , Y. , and Falkner , K . Flush + Reload: A high resolution, low noise, L3 cache side-channel attack . In Proceedings of USENIX Security Symposium , 2014 .. Yarom, Y., and Falkner, K. Flush + Reload: A high resolution, low noise, L3 cache side-channel attack. In Proceedings of USENIX Security Symposium, 2014.."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of 2014 CCS.","author":"Zhang Y.","unstructured":"Zhang , Y. , Juels , A. , Reiter , M.K. , and Ristenpart , T . Cross-tenant side-channel attacks in PaaS clouds . In Proceedings of 2014 CCS. Zhang, Y., Juels, A., Reiter, M.K., and Ristenpart, T. Cross-tenant side-channel attacks in PaaS clouds. In Proceedings of 2014 CCS."}],"container-title":["Communications of the ACM"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357033","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:38Z","timestamp":1750203878000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357033"}},"subtitle":["reading kernel memory from user space"],"short-title":[],"issued":{"date-parts":[[2020,5,21]]},"references-count":29,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,5,21]]}},"alternative-id":["10.1145\/3357033"],"URL":"https:\/\/doi.org\/10.1145\/3357033","relation":{},"ISSN":["0001-0782","1557-7317"],"issn-type":[{"value":"0001-0782","type":"print"},{"value":"1557-7317","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,21]]},"assertion":[{"value":"2020-05-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}