{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:21:01Z","timestamp":1774639261675,"version":"3.50.1"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T00:00:00Z","timestamp":1570752000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2019,12,31]]},"abstract":"<jats:p>\n            Neural networks span a wide range of applications of industrial and commercial significance. Binary neural networks (BNN) are particularly effective in trading accuracy for performance, energy efficiency, or hardware\/software complexity. Here, we introduce a spintronic, re-configurable in-memory BNN accelerator, PIMBALL:\n            <jats:bold>P<\/jats:bold>\n            rocessing\n            <jats:bold>I<\/jats:bold>\n            n\n            <jats:bold>M<\/jats:bold>\n            emory\n            <jats:bold>B<\/jats:bold>\n            NN\n            <jats:bold>A<\/jats:bold>\n            cce\n            <jats:bold>L(L)<\/jats:bold>\n            erator, which allows for massively parallel and energy efficient computation. PIMBALL is capable of being used as a standard spintronic memory (STT-MRAM) array and a computational substrate simultaneously. We evaluate PIMBALL using multiple image classifiers and a genomics kernel. Our simulation results show that PIMBALL is more energy efficient than alternative CPU-, GPU-, and FPGA-based implementations while delivering higher throughput.\n          <\/jats:p>","DOI":"10.1145\/3357250","type":"journal-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T14:53:33Z","timestamp":1570805613000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["PIMBALL"],"prefix":"10.1145","volume":"16","author":[{"given":"Salonik","family":"Resch","sequence":"first","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"S. Karen","family":"Khatamifard","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4096-7000","authenticated-orcid":false,"given":"Zamshed Iqbal","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Masoud","family":"Zabihi","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Zhengyang","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]}],"member":"320","published-online":{"date-parts":[[2019,10,11]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"[n.d.]. Micron TN-41-01: Calculating Memory System Power for DDR3. Retrieved from: https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/technical-note\/dram\/tn41_01ddr3_power.pdf.  [n.d.]. Micron TN-41-01: Calculating Memory System Power for DDR3. Retrieved from: https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/technical-note\/dram\/tn41_01ddr3_power.pdf."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287644"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the International Conference on Machine Learning. 2285--2294","author":"Chen Wenlin","year":"2015","unstructured":"Wenlin Chen , James Wilson , Stephen Tyree , Kilian Weinberger , and Yixin Chen . 2015 . Compressing neural networks with the hashing trick . In Proceedings of the International Conference on Machine Learning. 2285--2294 . Wenlin Chen, James Wilson, Stephen Tyree, Kilian Weinberger, and Yixin Chen. 2015. Compressing neural networks with the hashing trick. In Proceedings of the International Conference on Machine Learning. 2285--2294."},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the 47th IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 609--622","author":"Chen Yunji","unstructured":"Yunji Chen , Tao Luo , Shaoli Liu , Shijin Zhang , Liqiang He , Jia Wang , Ling Li , Tianshi Chen , Zhiwei Xu , Ninghui Sun et al. 2014. Dadiannao: A machine-learning supercomputer . In Proceedings of the 47th IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 609--622 . Yunji Chen, Tao Luo, Shaoli Liu, Shijin Zhang, Liqiang He, Jia Wang, Ling Li, Tianshi Chen, Zhiwei Xu, Ninghui Sun et al. 2014. Dadiannao: A machine-learning supercomputer. In Proceedings of the 47th IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 609--622."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2751042"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"e_1_2_1_9_1","volume-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or &minus;1. Retrieved from: arXiv preprint arXiv:1602.02830","author":"Courbariaux Matthieu","year":"2016","unstructured":"Matthieu Courbariaux , Itay Hubara , Daniel Soudry , Ran El-Yaniv , and Yoshua Bengio . 2016. Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or &minus;1. Retrieved from: arXiv preprint arXiv:1602.02830 ( 2016 ). Matthieu Courbariaux, Itay Hubara, Daniel Soudry, Ran El-Yaniv, and Yoshua Bengio. 2016. Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or &minus;1. Retrieved from: arXiv preprint arXiv:1602.02830 (2016)."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2717556"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.92.214424"},{"key":"e_1_2_1_13_1","volume-title":"Neural cache: Bit-serial in-cache acceleration of deep neural networks. Retrieved from: arXiv preprint arXiv:1805.03718","author":"Eckert Charles","year":"2018","unstructured":"Charles Eckert , Xiaowei Wang , Jingcheng Wang , Arun Subramaniyan , Ravi Iyer , Dennis Sylvester , David Blaauw , and Reetuparna Das . 2018. Neural cache: Bit-serial in-cache acceleration of deep neural networks. Retrieved from: arXiv preprint arXiv:1805.03718 ( 2018 ). Charles Eckert, Xiaowei Wang, Jingcheng Wang, Arun Subramaniyan, Ravi Iyer, Dennis Sylvester, David Blaauw, and Reetuparna Das. 2018. Neural cache: Bit-serial in-cache acceleration of deep neural networks. Retrieved from: arXiv preprint arXiv:1805.03718 (2018)."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00015"},{"key":"e_1_2_1_15_1","volume-title":"Towards fast and energy-efficient binarized neural network inference on FPGA. Retrieved from: arXiv preprint arXiv:1810.02068","author":"Fu Cheng","year":"2018","unstructured":"Cheng Fu , Shilin Zhu , Hao Su , Ching-En Lee , and Jishen Zhao . 2018. Towards fast and energy-efficient binarized neural network inference on FPGA. Retrieved from: arXiv preprint arXiv:1810.02068 ( 2018 ). Cheng Fu, Shilin Zhu, Hao Su, Ching-En Lee, and Jishen Zhao. 2018. Towards fast and energy-efficient binarized neural network inference on FPGA. Retrieved from: arXiv preprint arXiv:1810.02068 (2018)."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037702"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the International Conference on Machine Learning. 1737--1746","author":"Gupta Suyog","year":"2015","unstructured":"Suyog Gupta , Ankur Agrawal , Kailash Gopalakrishnan , and Pritish Narayanan . 2015 . Deep learning with limited numerical precision . In Proceedings of the International Conference on Machine Learning. 1737--1746 . Suyog Gupta, Ankur Agrawal, Kailash Gopalakrishnan, and Pritish Narayanan. 2015. Deep learning with limited numerical precision. In Proceedings of the International Conference on Machine Learning. 1737--1746."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the ACM\/IEEE 43rd International Symposium on Computer Architecture (ISCA\u201916)","author":"Han Song","unstructured":"Song Han , Xingyu Liu , Huizi Mao , Jing Pu , Ardavan Pedram , Mark A. Horowitz , and William J. Dally . 2016. EIE: Efficient inference engine on compressed deep neural network . In Proceedings of the ACM\/IEEE 43rd International Symposium on Computer Architecture (ISCA\u201916) . IEEE, 243--254. Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark A. Horowitz, and William J. Dally. 2016. EIE: Efficient inference engine on compressed deep neural network. In Proceedings of the ACM\/IEEE 43rd International Symposium on Computer Architecture (ISCA\u201916). IEEE, 243--254."},{"key":"e_1_2_1_20_1","volume-title":"Dally","author":"Han Song","year":"2015","unstructured":"Song Han , Huizi Mao , and William J . Dally . 2015 . Deep compression: Compressing deep neural networks with pruning, trained quantization, and Huffman coding. Retrieved from: arXiv preprint arXiv:1510.00149 (2015). Song Han, Huizi Mao, and William J. Dally. 2015. Deep compression: Compressing deep neural networks with pruning, trained quantization, and Huffman coding. Retrieved from: arXiv preprint arXiv:1510.00149 (2015)."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the Conference on Advances in Neural Information Processing Systems. 1135--1143","author":"Han Song","year":"2015","unstructured":"Song Han , Jeff Pool , John Tran , and William Dally . 2015 . Learning both weights and connections for efficient neural network . In Proceedings of the Conference on Advances in Neural Information Processing Systems. 1135--1143 . Song Han, Jeff Pool, John Tran, and William Dally. 2015. Learning both weights and connections for efficient neural network. In Proceedings of the Conference on Advances in Neural Information Processing Systems. 1135--1143."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201915)","author":"Hu G.","unstructured":"G. Hu , J. H. Lee , J. J. Nowak , J. Z. Sun , J. Harms , A. Annunziata , S. Brown , W. Chen , Y. H. Kim , G. Lauer et al. 2015. STT-MRAM with double magnetic tunnel junctions . In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201915) . IEEE, 26--3. G. Hu, J. H. Lee, J. J. Nowak, J. Z. Sun, J. Harms, A. Annunziata, S. Brown, W. Chen, Y. H. Kim, G. Lauer et al. 2015. STT-MRAM with double magnetic tunnel junctions. In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201915). IEEE, 26--3."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00017"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926951"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the 26th International Conference on Field Programmable Logic and Applications (FPL\u201916)","author":"Li Huimin","year":"2016","unstructured":"Huimin Li , Xitian Fan , Li Jiao , Wei Cao , Xuegong Zhou , and Lingli Wang . 2016 . A high performance FPGA-based accelerator for large-scale convolutional neural networks . In Proceedings of the 26th International Conference on Field Programmable Logic and Applications (FPL\u201916) . IEEE, 1--9. Huimin Li, Xitian Fan, Li Jiao, Wei Cao, Xuegong Zhou, and Lingli Wang. 2016. A high performance FPGA-based accelerator for large-scale convolutional neural networks. In Proceedings of the 26th International Conference on Field Programmable Logic and Applications (FPL\u201916). IEEE, 1--9."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MIE.2016.2615575"},{"key":"e_1_2_1_30_1","first-page":"D306","article-title":"Low damping constant for Co2FeAl Heusler alloy films and its correlation with density of states","volume":"105","author":"Mizukami S.","year":"2009","unstructured":"S. Mizukami , D. Watanabe , M. Oogane , Y. Ando , Y. Miura , M. Shirai , and T. Miyazaki . 2009 . Low damping constant for Co2FeAl Heusler alloy films and its correlation with density of states . J. Appli. Phys. 105 , 7 (2009), 07 D306 . DOI:https:\/\/doi.org\/10.1063\/1.3067607 arXiv:https:\/\/doi.org\/10.1063\/1.3067607 10.1063\/1.3067607 S. Mizukami, D. Watanabe, M. Oogane, Y. Ando, Y. Miura, M. Shirai, and T. Miyazaki. 2009. Low damping constant for Co2FeAl Heusler alloy films and its correlation with density of states. J. Appli. Phys. 105, 7 (2009), 07D306. DOI:https:\/\/doi.org\/10.1063\/1.3067607 arXiv:https:\/\/doi.org\/10.1063\/1.3067607","journal-title":"J. Appli. Phys."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929192"},{"key":"e_1_2_1_32_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TMAG.2018.2848625","article-title":"A multilevel cell STT-MRAM-based computing in-memory accelerator for binary convolutional neural network","volume":"99","author":"Pan Yu","year":"2018","unstructured":"Yu Pan , Peng Ouyang , Yinglin Zhao , Wang Kang , Shouyi Yin , Youguang Zhang , Weisheng Zhao , and Shaojun Wei . 2018 . A multilevel cell STT-MRAM-based computing in-memory accelerator for binary convolutional neural network . IEEE Trans. Mag. 99 (2018), 1 -- 5 . Yu Pan, Peng Ouyang, Yinglin Zhao, Wang Kang, Shouyi Yin, Youguang Zhang, Weisheng Zhao, and Shaojun Wei. 2018. A multilevel cell STT-MRAM-based computing in-memory accelerator for binary convolutional neural network. IEEE Trans. Mag. 99 (2018), 1--5.","journal-title":"IEEE Trans. Mag."},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 26--35","author":"Qiu Jiantao","unstructured":"Jiantao Qiu , Jie Wang , Song Yao , Kaiyuan Guo , Boxun Li , Erjin Zhou , Jincheng Yu , Tianqi Tang , Ningyi Xu , Sen Song et al. 2016. Going deeper with embedded FPGA platform for convolutional neural network . In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 26--35 . Jiantao Qiu, Jie Wang, Song Yao, Kaiyuan Guo, Boxun Li, Erjin Zhou, Jincheng Yu, Tianqi Tang, Ningyi Xu, Sen Song et al. 2016. Going deeper with embedded FPGA platform for convolutional neural network. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 26--35."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the IEEE Symposium on VLSI Technology. IEEE, 1--2.","author":"Saida Daisuke","unstructured":"Daisuke Saida , Saori Kashiwada , Megumi Yakabe , Tadaomi Daibou , Naoki Hase , Miyoshi Fukumoto , Shinji Miwa , Yoshishige Suzuki , Hiroki Noguchi , Shinobu Fujita et al. 2016. Sub-3 ns pulse with sub-100 &mu;A switching of 1x--2x nm perpendicular MTJ for high-performance embedded STT-MRAM towards sub-20 nm CMOS . In Proceedings of the IEEE Symposium on VLSI Technology. IEEE, 1--2. Daisuke Saida, Saori Kashiwada, Megumi Yakabe, Tadaomi Daibou, Naoki Hase, Miyoshi Fukumoto, Shinji Miwa, Yoshishige Suzuki, Hiroki Noguchi, Shinobu Fujita et al. 2016. Sub-3 ns pulse with sub-100 &mu;A switching of 1x--2x nm perpendicular MTJ for high-performance embedded STT-MRAM towards sub-20 nm CMOS. In Proceedings of the IEEE Symposium on VLSI Technology. IEEE, 1--2."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4892924"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the 50th IEEE\/ACM International Symposium on Microarchitecture. ACM, 273--287","author":"Seshadri Vivek","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Michael A. Kozuch , Onur Mutlu , Phillip B. Gibbons , and Todd C. Mowry . 2017. Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology . In Proceedings of the 50th IEEE\/ACM International Symposium on Microarchitecture. ACM, 273--287 . Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. 2017. Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology. In Proceedings of the 50th IEEE\/ACM International Symposium on Microarchitecture. ACM, 273--287."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/3201607.3201741"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898101"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"e_1_2_1_45_1","volume-title":"In-memory processing on the spintronic CRAM: From hardware design to application mapping","author":"Zabihi Masoud","year":"2018","unstructured":"Masoud Zabihi , Zamshed Chowdhury , Zhengyang Zhao , Ulya R. Karpuzcu , Jian-Ping Wang , and Sachin Sapatnekar . 2018. In-memory processing on the spintronic CRAM: From hardware design to application mapping . IEEE Trans. Comput . ( 2018 ). Masoud Zabihi, Zamshed Chowdhury, Zhengyang Zhao, Ulya R. Karpuzcu, Jian-Ping Wang, and Sachin Sapatnekar. 2018. In-memory processing on the spintronic CRAM: From hardware design to application mapping. IEEE Trans. Comput. (2018)."},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919)","author":"Zabihi Masoud","unstructured":"Masoud Zabihi , Zhengyang Zhao , D. C. Mahendra , Zamshed I. Chowdhury , Salonik Resch , Thomas Peterson , Ulya R. Karpuzcu , Jian-Ping Wang , and Sachin S. Sapatnekar . 2019. Using spin-Hall MTJs to build an energy-efficient in-memory computation platform . In Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919) . IEEE, 52--57. Masoud Zabihi, Zhengyang Zhao, D. C. Mahendra, Zamshed I. Chowdhury, Salonik Resch, Thomas Peterson, Ulya R. Karpuzcu, Jian-Ping Wang, and Sachin S. Sapatnekar. 2019. Using spin-Hall MTJs to build an energy-efficient in-memory computation platform. In Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919). IEEE, 52--57."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"e_1_2_1_49_1","volume-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients. Retrieved from: arXiv preprint arXiv:1606.06160","author":"Zhou Shuchang","year":"2016","unstructured":"Shuchang Zhou , Yuxin Wu , Zekun Ni , Xinyu Zhou , He Wen , and Yuheng Zou . 2016. DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients. Retrieved from: arXiv preprint arXiv:1606.06160 ( 2016 ). Shuchang Zhou, Yuxin Wu, Zekun Ni, Xinyu Zhou, He Wen, and Yuheng Zou. 2016. DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients. Retrieved from: arXiv preprint arXiv:1606.06160 (2016)."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357250","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:26:07Z","timestamp":1750206367000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357250"}},"subtitle":["Binary Neural Networks in Spintronic Memory"],"short-title":[],"issued":{"date-parts":[[2019,10,11]]},"references-count":49,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,12,31]]}},"alternative-id":["10.1145\/3357250"],"URL":"https:\/\/doi.org\/10.1145\/3357250","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,11]]},"assertion":[{"value":"2019-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}