{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T04:35:21Z","timestamp":1783571721440,"version":"3.55.0"},"reference-count":170,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2019,10,16]],"date-time":"2019-10-16T00:00:00Z","timestamp":1571184000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["No. 61672317, No.61834002"],"award-info":[{"award-number":["No. 61672317, No.61834002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project of the Ministry of Science and Technology of China","doi-asserted-by":"crossref","award":["No. 2018ZX01028201"],"award-info":[{"award-number":["No. 2018ZX01028201"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["No. 2018YFB2202101"],"award-info":[{"award-number":["No. 2018YFB2202101"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2020,11,30]]},"abstract":"<jats:p>As general-purpose processors have hit the power wall and chip fabrication cost escalates alarmingly, coarse-grained reconfigurable architectures (CGRAs) are attracting increasing interest from both academia and industry, because they offer the performance and energy efficiency of hardware with the flexibility of software. However, CGRAs are not yet mature in terms of programmability, productivity, and adaptability. This article reviews the architecture and design of CGRAs thoroughly for the purpose of exploiting their full potential. First, a novel multidimensional taxonomy is proposed. Second, major challenges and the corresponding state-of-the-art techniques are surveyed and analyzed. Finally, the future development is discussed.<\/jats:p>","DOI":"10.1145\/3357375","type":"journal-article","created":{"date-parts":[[2019,10,16]],"date-time":"2019-10-16T18:55:35Z","timestamp":1571252135000},"page":"1-39","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":223,"title":["A Survey of Coarse-Grained Reconfigurable Architecture and Design"],"prefix":"10.1145","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0485-8034","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianfeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhaoshi","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanan","family":"Lu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yangdong","family":"Deng","sequence":"additional","affiliation":[{"name":"School of Software, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Han","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,10,16]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MSPEC.2013.6655835","article-title":"The end of the shrink","volume":"50","author":"Courtland R.","year":"2013","unstructured":"R. Courtland . 2013 . The end of the shrink . IEEE Spectrum 50 , 11 (2013), 26 -- 29 . R. Courtland. 2013. The end of the shrink. IEEE Spectrum 50, 11 (2013), 26--29.","journal-title":"IEEE Spectrum"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Nowatzki T.","unstructured":"T. Nowatzki , V. Gangadhar , K. Sankaralingam , and G. Wright . 2016. Pushing the limits of accelerator efficiency while retaining programmability . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916) . 27--39. T. Nowatzki, V. Gangadhar, K. Sankaralingam, and G. Wright. 2016. Pushing the limits of accelerator efficiency while retaining programmability. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916). 27--39."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the European Network of Excellence on High Performance and Embedded Architecture and Compilation. 12","author":"Duranton M.","unstructured":"M. Duranton , K. D. Bosschere , C. Gamrat , J. Maebe , H. Munk , and O. Zendra . 2017. The HiPEAC Vision 2017 . In Proceedings of the European Network of Excellence on High Performance and Embedded Architecture and Compilation. 12 . M. Duranton, K. D. Bosschere, C. Gamrat, J. Maebe, H. Munk, and O. Zendra. 2017. The HiPEAC Vision 2017. In Proceedings of the European Network of Excellence on High Performance and Embedded Architecture and Compilation. 12."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the Western Joint IRE-AIEE-ACM Computer Conference. 33--40","author":"Estrin G.","year":"1960","unstructured":"G. Estrin . 1960 . Organization of computer systems-the fixed plus variable structure computer . In Proceedings of the Western Joint IRE-AIEE-ACM Computer Conference. 33--40 . G. Estrin. 1960. Organization of computer systems-the fixed plus variable structure computer. In Proceedings of the Western Joint IRE-AIEE-ACM Computer Conference. 33--40."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.92017"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.173120"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Application (FPL\u201903)","author":"Mei B.","unstructured":"B. Mei , S. Vernalde , D. Verkest , H. D. Man , and R. Lauwereins . 2003. ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix . In Proceedings of the International Conference on Field Programmable Logic and Application (FPL\u201903) . 61--70. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins. 2003. ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In Proceedings of the International Conference on Field Programmable Logic and Application (FPL\u201903). 61--70."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_2_1_15_1","doi-asserted-by":"crossref","unstructured":"G. Theodoridis D. Soudris and S. Vassiliadis. 2007. A survey of coarse-grain reconfigurable architectures and cad tools. In Fine-and Coarse-Grain Reconfigurable Computing. Springer Dordrecht 89--149.  G. Theodoridis D. Soudris and S. Vassiliadis. 2007. A survey of coarse-grain reconfigurable architectures and cad tools. In Fine-and Coarse-Grain Reconfigurable Computing. Springer Dordrecht 89--149.","DOI":"10.1007\/978-1-4020-6505-7_2"},{"key":"e_1_2_1_16_1","first-page":"381","article-title":"HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing","volume":"65","author":"Liu L.","year":"2017","unstructured":"L. Liu , Z. Li , Y. Chen , C. Deng , S. Yin , and S. Wei . 2017 . HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing . IEEE Trans. Circ. Syst. II Express Briefs 65 , 3 (2017), 381 -- 385 . L. Liu, Z. Li, Y. Chen, C. Deng, S. Yin, and S. Wei. 2017. HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing. IEEE Trans. Circ. Syst. II Express Briefs 65, 3 (2017), 381--385.","journal-title":"IEEE Trans. Circ. Syst. II Express Briefs"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2015.2463735"},{"key":"e_1_2_1_18_1","unstructured":"C. Nicol. 2017. A coarse grain reconfigurable array (cgra) for statically scheduled data flow computing. Wave Computing White Paper.  C. Nicol. 2017. A coarse grain reconfigurable array (cgra) for statically scheduled data flow computing. Wave Computing White Paper."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 389--402","author":"Prabhakar R.","unstructured":"R. Prabhakar , Y. Zhang , D. Koeplinger , M. Feldman , T. Zhao , S. Hadjis , A. Pedram , C. Kozyrakis , and K. Olukotun . 2017. Plasticine: A Reconfigurable Architecture for Parallel Paterns . In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 389--402 . R. Prabhakar, Y. Zhang, D. Koeplinger, M. Feldman, T. Zhao, S. Hadjis, A. Pedram, C. Kozyrakis, and K. Olukotun. 2017. Plasticine: A Reconfigurable Architecture for Parallel Paterns. In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 389--402."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 416--429","author":"Nowatzki T.","unstructured":"T. Nowatzki , V. Gangadhar , N. Ardalani , and K. Sankaralingam . 2017. Stream-dataflow acceleration . In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 416--429 . T. Nowatzki, V. Gangadhar, N. Ardalani, and K. Sankaralingam. 2017. Stream-dataflow acceleration. In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 416--429."},{"key":"e_1_2_1_21_1","unstructured":"DARPA. 2017. Retrieved from https:\/\/www.darpa.mil\/.  DARPA. 2017. Retrieved from https:\/\/www.darpa.mil\/."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the Hot Chips 27 Symposium. 1--1.","author":"Kim S.","unstructured":"S. Kim , Y. H. Park , J. Kim , M. Kim , W. Lee , and S. Lee . 2016. Flexible video processing platform for 8K UHD TV . In Proceedings of the Hot Chips 27 Symposium. 1--1. S. Kim, Y. H. Park, J. Kim, M. Kim, W. Lee, and S. Lee. 2016. Flexible video processing platform for 8K UHD TV. In Proceedings of the Hot Chips 27 Symposium. 1--1."},{"key":"e_1_2_1_23_1","unstructured":"Samsung. 2014. Retrieved from http:\/\/www.samsung.com\/semiconductor\/minisite\/exynos\/products\/mobileprocessor\/exynos-5-octa-5430\/.  Samsung. 2014. Retrieved from http:\/\/www.samsung.com\/semiconductor\/minisite\/exynos\/products\/mobileprocessor\/exynos-5-octa-5430\/."},{"key":"e_1_2_1_24_1","unstructured":"PACT. Retrieved from http:\/\/www.pactxpp.com\/.  PACT. Retrieved from http:\/\/www.pactxpp.com\/."},{"key":"e_1_2_1_25_1","unstructured":"Intel. 2016. Retrieved from https:\/\/newsroom.intel.com\/news-releases\/intel-tsinghua-university-and-montage-technology-collaborate-to-bring-indigenous-data-center-solutions-to-china\/.  Intel. 2016. Retrieved from https:\/\/newsroom.intel.com\/news-releases\/intel-tsinghua-university-and-montage-technology-collaborate-to-bring-indigenous-data-center-solutions-to-china\/."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393261"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test (VLSI-TSA-DAT). 323--324","author":"Sato T.","unstructured":"T. Sato , H. Watanabe , and K. Shiba . 2005. Implementation of dynamically reconfigurable processor DAPDNA-2 . In Proceedings of the IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test (VLSI-TSA-DAT). 323--324 . T. Sato, H. Watanabe, and K. Shiba. 2005. Implementation of dynamically reconfigurable processor DAPDNA-2. In Proceedings of the IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test (VLSI-TSA-DAT). 323--324."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 467--471","author":"Ganesan M. K. A.","unstructured":"M. K. A. Ganesan , S. Singh , F. May , and J. Becker . 2007. H. 264 Decoder at HD resolution on a coarse grain dynamically reconfigurable architecture . In Proceedings of the International Conference on Field Programmable Logic and Applications. 467--471 . M. K. A. Ganesan, S. Singh, F. May, and J. Becker. 2007. H. 264 Decoder at HD resolution on a coarse grain dynamically reconfigurable architecture. In Proceedings of the International Conference on Field Programmable Logic and Applications. 467--471."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 1--4.","author":"Liu L.","unstructured":"L. Liu , C. Deng , D. Wang , and M. Zhu . 2013. An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications . In Proceedings of the IEEE Custom Integrated Circuits Conference. 1--4. L. Liu, C. Deng, D. Wang, and M. Zhu. 2013. An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications. In Proceedings of the IEEE Custom Integrated Circuits Conference. 1--4."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/27633.28055"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. ACM, 59--70","author":"Gupta G.","unstructured":"G. Gupta and G. S. Sohi . 2011. Dataflow execution of sequential imperative programs on multicore architectures . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. ACM, 59--70 . G. Gupta and G. S. Sohi. 2011. Dataflow execution of sequential imperative programs on multicore architectures. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. ACM, 59--70."},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 181--192","author":"Tseng H.","unstructured":"H. Tseng and D. M. Tullsen . 2011. Data-triggered threads: Eliminating redundant computation . In Proceedings of the International Symposium on High Performance Computer Architecture. 181--192 . H. Tseng and D. M. Tullsen. 2011. Data-triggered threads: Eliminating redundant computation. In Proceedings of the International Symposium on High Performance Computer Architecture. 181--192."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201916)","author":"Wijtvliet M.","unstructured":"M. Wijtvliet , L. Waeijen , and H. Corp oraal . 2016. Coarse-grained reconfigurable architectures in the past 25 years: Overview and classification . In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201916) . 235--244. M. Wijtvliet, L. Waeijen, and H. Corporaal. 2016. Coarse-grained reconfigurable architectures in the past 25 years: Overview and classification. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201916). 235--244."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e89-b.12.3179"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1749603.1749604"},{"key":"e_1_2_1_39_1","first-page":"161","article-title":"Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing","volume":"22","author":"Svensson B.","year":"2009","unstructured":"Zain-ul-Abdin and B. Svensson . 2009 . Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing . Microprocess. Microsyst. 22 , 3 (2009), 161 -- 178 . Zain-ul-Abdin and B. Svensson. 2009. Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocess. Microsyst. 22, 3 (2009), 161--178.","journal-title":"Microprocess. Microsyst."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387696"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/683615"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/2478907"},{"key":"e_1_2_1_43_1","first-page":"1201","article-title":"Reconfigurable computing systems","volume":"90","author":"Gokhale M.","year":"2007","unstructured":"M. Gokhale and P. S. Graham . 2007 . Reconfigurable computing systems . Proc. IEEE 90 , 7 (2007), 1201 -- 1217 . M. Gokhale and P. S. Graham. 2007. Reconfigurable computing systems. Proc. IEEE 90, 7 (2007), 1201--1217.","journal-title":"Proc. IEEE"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of the IEEE Symposium on Field-programmable Custom Computing Machines. 13--23","author":"Dehon A.","unstructured":"A. Dehon , J. Adams , M. Delorimier , N. Kapre , Y. Matsuda , H. Naeimi , M. C. Vanier , and M. G. Wrighton . 2004. Design patterns for reconfigurable computing . In Proceedings of the IEEE Symposium on Field-programmable Custom Computing Machines. 13--23 . A. Dehon, J. Adams, M. Delorimier, N. Kapre, Y. Matsuda, H. Naeimi, M. C. Vanier, and M. G. Wrighton. 2004. Design patterns for reconfigurable computing. In Proceedings of the IEEE Symposium on Field-programmable Custom Computing Machines. 13--23."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the 28th Hawaii International Conference on System Sciences","volume":"2","author":"Maggs B. M.","unstructured":"B. M. Maggs , L. R. Matheson , and R. E. Tarjan . 1995. Models of parallel computation: a survey and synthesis . In Proceedings of the 28th Hawaii International Conference on System Sciences , vol. 2 . 61--70. B. M. Maggs, L. R. Matheson, and R. E. Tarjan. 1995. Models of parallel computation: a survey and synthesis. In Proceedings of the 28th Hawaii International Conference on System Sciences, vol. 2. 61--70."},{"key":"e_1_2_1_49_1","unstructured":"K. Asanovic R. Bodik B. C. Catanzaro J. J. Gebis P. Husbands K. Keutzer D. A. Patterson W. L. Plishker J. Shalf and S. W. Williams. 2006. The landscape of parallel computing research: A view from berkeley. EECS Department University of California Berkeley.  K. Asanovic R. Bodik B. C. Catanzaro J. J. Gebis P. Husbands K. Keutzer D. A. Patterson W. L. Plishker J. Shalf and S. W. Williams. 2006. The landscape of parallel computing research: A view from berkeley. EECS Department University of California Berkeley."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.08.007"},{"key":"e_1_2_1_51_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Watkins M. A.","unstructured":"M. A. Watkins , T. Nowatzki , and A. Carno . 2016. Software transparent dynamic binary translation for coarse-grain reconfigurable architectures . In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916) . 138--150. M. A. Watkins, T. Nowatzki, and A. Carno. 2016. Software transparent dynamic binary translation for coarse-grain reconfigurable architectures. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916). 138--150."},{"key":"e_1_2_1_52_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 30--40","author":"Clark N.","unstructured":"N. Clark , M. Kudlur , H. Park , and S. Mahlke . 2004. Application-specific processing on a general-purpose core via transparent instruction set customization . In Proceedings of the International Symposium on Microarchitecture. 30--40 . N. Clark, M. Kudlur, H. Park, and S. Mahlke. 2004. Application-specific processing on a general-purpose core via transparent instruction set customization. In Proceedings of the International Symposium on Microarchitecture. 30--40."},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 541--553","author":"Liu F.","unstructured":"F. Liu , H. Ahn , S. R. Beard , and T. Oh . 2015. DynaSpAM: Dynamic spatial architecture mapping using Out of Order instruction schedules . In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 541--553 . F. Liu, H. Ahn, S. R. Beard, and T. Oh. 2015. DynaSpAM: Dynamic spatial architecture mapping using Out of Order instruction schedules. In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 541--553."},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 370--380","author":"Park H.","unstructured":"H. Park , Y. Park , and S. Mahlke . 2009. Polymorphic pipeline array: A flexible multicore accelerator with virtualized execution for mobile multimedia applications . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 370--380 . H. Park, Y. Park, and S. Mahlke. 2009. Polymorphic pipeline array: A flexible multicore accelerator with virtualized execution for mobile multimedia applications. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 370--380."},{"key":"e_1_2_1_55_1","article-title":"Some computer organizations and their effectiveness","author":"Flynn M. J.","year":"2009","unstructured":"M. J. Flynn . 2009 . Some computer organizations and their effectiveness . IEEE Trans. Comput. C-21(9), 948--960. M. J. Flynn. 2009. Some computer organizations and their effectiveness. IEEE Trans. Comput. C-21(9), 948--960.","journal-title":"IEEE Trans. Comput. C-21(9), 948--960."},{"key":"e_1_2_1_56_1","volume-title":"Pegasus: An efficient intermediate representation. Computer Science Department","author":"Budiu M.","year":"2002","unstructured":"M. Budiu and S. C. Goldstein . 2002 . Pegasus: An efficient intermediate representation. Computer Science Department , Carnegie Mellon University . M. Budiu and S. C. Goldstein. 2002. Pegasus: An efficient intermediate representation. Computer Science Department, Carnegie Mellon University."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1037187.1024396"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"e_1_2_1_59_1","first-page":"471","article-title":"The semantics of simple language for parallel programming. Info","volume":"74","author":"Kahn G.","year":"1974","unstructured":"G. Kahn . 1974 . The semantics of simple language for parallel programming. Info . Process. 74 , 471 -- 475 . G. Kahn. 1974. The semantics of simple language for parallel programming. Info. Process. 74, 471--475.","journal-title":"Process."},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 163--174","author":"Mishra M.","unstructured":"M. Mishra , T. J. Callahan , T. Chelcea , G. Venkataramani , S. C. Goldstein , and M. Budiu . 2006. Tartan: Evaluating spatial computation for whole program execution . In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 163--174 . M. Mishra, T. J. Callahan, T. Chelcea, G. Venkataramani, S. C. Goldstein, and M. Budiu. 2006. Tartan: Evaluating spatial computation for whole program execution. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 163--174."},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture","volume":"41","author":"Parashar A.","unstructured":"A. Parashar , M. Pellauer , M. Adler , B. Ahsan , N. C. Crago , D. Lustig , V. Pavlov , A. Zhai , M. Gambhir , and A. Jaleel . 2013. Triggered instructions: A control paradigm for spatially-programmed architectures . In Proceedings of the 40th Annual International Symposium on Computer Architecture , Vol. 41 . 142--153. A. Parashar, M. Pellauer, M. Adler, B. Ahsan, N. C. Crago, D. Lustig, V. Pavlov, A. Zhai, M. Gambhir, and A. Jaleel. 2013. Triggered instructions: A control paradigm for spatially-programmed architectures. In Proceedings of the 40th Annual International Symposium on Computer Architecture, Vol. 41. 142--153."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233308"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/641675.642111"},{"key":"e_1_2_1_64_1","volume-title":"Proceedings of the National Computer Conference. 623--628","author":"Watson I.","unstructured":"I. Watson and J. Gurd . 1979. A prototype data flow computer with token labelling . In Proceedings of the National Computer Conference. 623--628 . I. Watson and J. Gurd. 1979. A prototype data flow computer with token labelling. In Proceedings of the National Computer Conference. 623--628."},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"e_1_2_1_66_1","volume-title":"Proceedings of the International Workshop on Applied Reconfigurable Computing. 1--13","author":"Bouwens F.","unstructured":"F. Bouwens , M. Berekovic , A. Kanstein , and G. Gaydadjiev . 2007. Architectural exploration of the ADRES coarse-grained reconfigurable array . In Proceedings of the International Workshop on Applied Reconfigurable Computing. 1--13 . F. Bouwens, M. Berekovic, A. Kanstein, and G. Gaydadjiev. 2007. Architectural exploration of the ADRES coarse-grained reconfigurable array. In Proceedings of the International Workshop on Applied Reconfigurable Computing. 1--13."},{"key":"e_1_2_1_67_1","volume-title":"Proceeding of the 26th Hawaii International Conference on System Sciences","volume":"1","author":"Yeung A. K. W.","unstructured":"A. K. W. Yeung and J. M. Rabaey . 1993. A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms . In Proceeding of the 26th Hawaii International Conference on System Sciences , Vol. 1 . 169--178. A. K. W. Yeung and J. M. Rabaey. 1993. A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms. In Proceeding of the 26th Hawaii International Conference on System Sciences, Vol. 1. 169--178."},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"e_1_2_1_70_1","volume-title":"WaveScalar. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture. 291","author":"Swanson S.","unstructured":"S. Swanson , K. Michelson , A. Schwerin , and M. Oskin . 2003 . WaveScalar. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture. 291 . S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. 2003. WaveScalar. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture. 291."},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 381--394","author":"Kim C.","unstructured":"C. Kim , S. Sethumadhavan , M. S. Govindan , N. Ranganathan , D. Gulati , D. Burger , and S. W. Keckler . 2007. Composable Lightweight Processors . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 381--394 . C. Kim, S. Sethumadhavan, M. S. Govindan, N. Ranganathan, D. Gulati, D. Burger, and S. W. Keckler. 2007. Composable Lightweight Processors. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 381--394."},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736044"},{"key":"e_1_2_1_74_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 460--471","author":"Robatmili B.","unstructured":"B. Robatmili , D. Li , H. Esmaeilzadeh , S. Govindan , A. Smith , A. Putnam , D. Burger , and S. W. Keckler . 2013. How to implement effective prediction and forwarding for fusable dynamic multicore architectures . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 460--471 . B. Robatmili, D. Li, H. Esmaeilzadeh, S. Govindan, A. Smith, A. Putnam, D. Burger, and S. W. Keckler. 2013. How to implement effective prediction and forwarding for fusable dynamic multicore architectures. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 460--471."},{"key":"e_1_2_1_75_1","volume-title":"Proceeding of the International Symposium on Computer Architecture. 205--216","author":"Voitsechov D.","unstructured":"D. Voitsechov and Y. Etsion . 2014. Single-graph multiple flows: Energy efficient design alternative for GPGPUs . In Proceeding of the International Symposium on Computer Architecture. 205--216 . D. Voitsechov and Y. Etsion. 2014. Single-graph multiple flows: Energy efficient design alternative for GPGPUs. In Proceeding of the International Symposium on Computer Architecture. 205--216."},{"key":"e_1_2_1_76_1","volume-title":"Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 9--16","author":"Cong J.","unstructured":"J. Cong , H. Huang , C. Ma , B. Xiao , and P. Zhou . 2014. A fully pipelined and dynamically composable architecture of CGRA . In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 9--16 . J. Cong, H. Huang, C. Ma, B. Xiao, and P. Zhou. 2014. A fully pipelined and dynamically composable architecture of CGRA. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 9--16."},{"key":"e_1_2_1_77_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Farmahini-Farahani A.","unstructured":"A. Farmahini-Farahani , J. H. Ahn , K. Morrow , and N. S. Kim . 2015. NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules . In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201915) . 283--295. A. Farmahini-Farahani, J. H. Ahn, K. Morrow, and N. S. Kim. 2015. NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201915). 283--295."},{"key":"e_1_2_1_78_1","volume-title":"Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition. 1598--1603","author":"Souza J. D.","year":"2016","unstructured":"J. D. Souza , L. Carro , M. B. Rutzig , and A. C. S. Beck . 2016 . A reconfigurable heterogeneous multicore with a homogeneous ISA . In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition. 1598--1603 . J. D. Souza, L. Carro, M. B. Rutzig, and A. C. S. Beck. 2016. A reconfigurable heterogeneous multicore with a homogeneous ISA. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition. 1598--1603."},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Gao M.","unstructured":"M. Gao and C. Kozyrakis . 2016. HRL: Efficient and flexible reconfigurable logic for near-data processing . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916) . 126--137. M. Gao and C. Kozyrakis. 2016. HRL: Efficient and flexible reconfigurable logic for near-data processing. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916). 126--137."},{"key":"e_1_2_1_80_1","volume-title":"Proceedings of the IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP\u201917)","author":"Chin S. A.","unstructured":"S. A. Chin , N. Sakamoto , A. Rui , J. Zhao , J. H. Kim , Y. Hara-Azumi , and J. Anderson . 2017. CGRA-ME: A unified framework for CGRA modelling and exploration . In Proceedings of the IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP\u201917) . 184--189. S. A. Chin, N. Sakamoto, A. Rui, J. Zhao, J. H. Kim, Y. Hara-Azumi, and J. Anderson. 2017. CGRA-ME: A unified framework for CGRA modelling and exploration. In Proceedings of the IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP\u201917). 184--189."},{"key":"e_1_2_1_81_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201918)","author":"Akbari O.","unstructured":"O. Akbari , M. Kamal , A. Afzali-Kusha , M. Pedram , and M. Shafique . 2018. PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201918) . 413--418. O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, and M. Shafique. 2018. PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201918). 413--418."},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2849267"},{"key":"e_1_2_1_83_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)","author":"Chen T.","unstructured":"T. Chen , S. Srinath , C. Batten , and G. E. Suh . 2018. An architectural framework for accelerating dynamic parallel algorithms on reconfigurable hardware . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918) . 55--67. T. Chen, S. Srinath, C. Batten, and G. E. Suh. 2018. An architectural framework for accelerating dynamic parallel algorithms on reconfigurable hardware. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918). 55--67."},{"key":"e_1_2_1_84_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)","author":"Voitsechov D.","unstructured":"D. Voitsechov , O. Port , and Y. Etsion . 2018. Inter-thread communication in multithreaded, reconfigurable coarse-grain arrays . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918) . 42--54. D. Voitsechov, O. Port, and Y. Etsion. 2018. Inter-thread communication in multithreaded, reconfigurable coarse-grain arrays. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918). 42--54."},{"key":"e_1_2_1_85_1","volume-title":"Proceedings of the ACM\/ESDA\/IEEE Design Automation Conference (DAC\u201918)","author":"Chin S. A.","unstructured":"S. A. Chin and J. H. Anderson . 2018. An architecture-agnostic integer linear programming approach to CGRA mapping . In Proceedings of the ACM\/ESDA\/IEEE Design Automation Conference (DAC\u201918) . 1--6. S. A. Chin and J. H. Anderson. 2018. An architecture-agnostic integer linear programming approach to CGRA mapping. In Proceedings of the ACM\/ESDA\/IEEE Design Automation Conference (DAC\u201918). 1--6."},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2638558"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.51"},{"key":"e_1_2_1_89_1","volume-title":"Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 438--443","author":"Fronte D.","unstructured":"D. Fronte , A. Perez , and E. Payrat . 2008. Celator: A multi-algorithm cryptographic co-processor . In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 438--443 . D. Fronte, A. Perez, and E. Payrat. 2008. Celator: A multi-algorithm cryptographic co-processor. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 438--443."},{"key":"e_1_2_1_90_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914)","author":"Sayilar G.","unstructured":"G. Sayilar and D. Chiou . 2014. Cryptoraptor: High throughput reconfigurable cryptographic processor . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914) . 155--161. G. Sayilar and D. Chiou. 2014. Cryptoraptor: High throughput reconfigurable cryptographic processor. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914). 155--161."},{"key":"e_1_2_1_91_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 622--625","author":"Mei B.","unstructured":"B. Mei , F. J. Veredas , and B. Masschelein . 2005. Mapping an H.264\/AVC decoder onto the ADRES reconfigurable architecture . In Proceedings of the International Conference on Field Programmable Logic and Applications. 622--625 . B. Mei, F. J. Veredas, and B. Masschelein. 2005. Mapping an H.264\/AVC decoder onto the ADRES reconfigurable architecture. In Proceedings of the International Conference on Field Programmable Logic and Applications. 622--625."},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0309-0"},{"key":"e_1_2_1_93_1","volume-title":"Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation. 473--478","author":"Novo D.","unstructured":"D. Novo , W. Moffat , V. Derudder , and B. Bougard . 2005. Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor . In Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation. 473--478 . D. Novo, W. Moffat, V. Derudder, and B. Bougard. 2005. Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor. In Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation. 473--478."},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538762"},{"key":"e_1_2_1_95_1","volume-title":"Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 69--76","author":"Chen X.","unstructured":"X. Chen , A. Minwegen , Y. Hassan , D. Kammler , S. Li , T. Kempf , A. Chattopadhyay , and G. Ascheid . 2012. FLEXDET: Flexible, efficient multi-Mode MIMO detection using reconfigurable ASIP . In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 69--76 . X. Chen, A. Minwegen, Y. Hassan, D. Kammler, S. Li, T. Kempf, A. Chattopadhyay, and G. Ascheid. 2012. FLEXDET: Flexible, efficient multi-Mode MIMO detection using reconfigurable ASIP. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 69--76."},{"key":"e_1_2_1_96_1","volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE\u201906)","author":"Kappen G.","unstructured":"G. Kappen and T. G. Noll . 2006. Application specific instruction processor-based implementation of a GNSS receiver on an FPGA . In Proceedings of the Design, Automation and Test in Europe (DATE\u201906) . 6. G. Kappen and T. G. Noll. 2006. Application specific instruction processor-based implementation of a GNSS receiver on an FPGA. In Proceedings of the Design, Automation and Test in Europe (DATE\u201906). 6."},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"e_1_2_1_99_1","volume-title":"Proceedings of the Symposium on VLSI Circuits. C26-C27","author":"Yin S.","unstructured":"S. Yin , P. Ouyang , S. Tang , F. Tu , X. Li , L. Liu , and S. Wei . 2017. A 1.06-to-5.09 TOPS\/W reconfigurable hybrid-neural-network processor for deep learning applications . In Proceedings of the Symposium on VLSI Circuits. C26-C27 . S. Yin, P. Ouyang, S. Tang, F. Tu, X. Li, L. Liu, and S. Wei. 2017. A 1.06-to-5.09 TOPS\/W reconfigurable hybrid-neural-network processor for deep learning applications. In Proceedings of the Symposium on VLSI Circuits. C26-C27."},{"key":"e_1_2_1_100_1","volume-title":"Proceedings of the Computer Vision and Pattern Recognition Workshops. 109--116","author":"Farabet C.","unstructured":"C. Farabet , B. Martini , B. Corda , and P. Akselrod . 2011. NeuFlow: A runtime reconfigurable dataflow processor for vision . In Proceedings of the Computer Vision and Pattern Recognition Workshops. 109--116 . C. Farabet, B. Martini, B. Corda, and P. Akselrod. 2011. NeuFlow: A runtime reconfigurable dataflow processor for vision. In Proceedings of the Computer Vision and Pattern Recognition Workshops. 109--116."},{"key":"e_1_2_1_101_1","volume-title":"Proceedings of the Conference on ACM SIGCOMM 2016 Conference. 1--14","author":"Li B.","unstructured":"B. Li , K. Tan , L. Luo , Y. Peng , R. Luo , N. Xu , Y. Xiong , E. Chen , and E. Chen . 2016. ClickNP: Highly Flexible and high performance network processing with reconfigurable hardware . In Proceedings of the Conference on ACM SIGCOMM 2016 Conference. 1--14 . B. Li, K. Tan, L. Luo, Y. Peng, R. Luo, N. Xu, Y. Xiong, E. Chen, and E. Chen. 2016. ClickNP: Highly Flexible and high performance network processing with reconfigurable hardware. In Proceedings of the Conference on ACM SIGCOMM 2016 Conference. 1--14."},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_2_1_103_1","unstructured":"Xilinx. Retrieved from http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html.  Xilinx. Retrieved from http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html."},{"key":"e_1_2_1_104_1","unstructured":"Intel. Retrieved from https:\/\/software.intel.com\/en-us\/intel-opencl.  Intel. Retrieved from https:\/\/software.intel.com\/en-us\/intel-opencl."},{"key":"e_1_2_1_105_1","volume-title":"Proceedings of the IEEE International Symposium on High PERFORMANCE Computer Architecture. 114--125","author":"Wang Z.","unstructured":"Z. Wang , B. He , W. Zhang , and S. Jiang . 2016. A performance analysis framework for optimizing OpenCL applications on FPGAs . In Proceedings of the IEEE International Symposium on High PERFORMANCE Computer Architecture. 114--125 . Z. Wang, B. He, W. Zhang, and S. Jiang. 2016. A performance analysis framework for optimizing OpenCL applications on FPGAs. In Proceedings of the IEEE International Symposium on High PERFORMANCE Computer Architecture. 114--125."},{"key":"e_1_2_1_106_1","volume-title":"Proceedings of the Spec Benchmark Workshop. 1--7.","author":"Bird S.","unstructured":"S. Bird , A. Phansalkar , L. K. John , A. Mericas , and R. Indukuru . 2007. Performance characterization of SPEC CPU benchmarks on Intel's core microarchitecture-based processor . In Proceedings of the Spec Benchmark Workshop. 1--7. S. Bird, A. Phansalkar, L. K. John, A. Mericas, and R. Indukuru. 2007. Performance characterization of SPEC CPU benchmarks on Intel's core microarchitecture-based processor. In Proceedings of the Spec Benchmark Workshop. 1--7."},{"key":"e_1_2_1_107_1","volume-title":"Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. 132--141","author":"Kejariwal A.","unstructured":"A. Kejariwal , A. V. Veidenbaum , A. Nicolau , and X. Tian . 2008. Comparative architectural characterization of SPEC CPU2000 and CPU2006 benchmarks on the Intel Core 2 Duo processor . In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. 132--141 . A. Kejariwal, A. V. Veidenbaum, A. Nicolau, and X. Tian. 2008. Comparative architectural characterization of SPEC CPU2000 and CPU2006 benchmarks on the Intel Core 2 Duo processor. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. 132--141."},{"key":"e_1_2_1_108_1","volume-title":"Proceedings of the IEEE International Symposium on PERFORMANCE Analysis of Systems and Software. 77--88","author":"Packirisamy V.","unstructured":"V. Packirisamy , A. Zhai , W. C. Hsu , and P. C. Yew . 2010. Exploring speculative parallelism in SPEC2006 . In Proceedings of the IEEE International Symposium on PERFORMANCE Analysis of Systems and Software. 77--88 . V. Packirisamy, A. Zhai, W. C. Hsu, and P. C. Yew. 2010. Exploring speculative parallelism in SPEC2006. In Proceedings of the IEEE International Symposium on PERFORMANCE Analysis of Systems and Software. 77--88."},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/2735841"},{"key":"e_1_2_1_110_1","volume-title":"Proceedings of the ACM\/ESDA\/IEEE Design Automation Conference. 1--6.","author":"Brandalero M.","unstructured":"M. Brandalero , A. C. S. Beck , L. Carro , and M. Shafique . 2018. Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications . In Proceedings of the ACM\/ESDA\/IEEE Design Automation Conference. 1--6. M. Brandalero, A. C. S. Beck, L. Carro, and M. Shafique. 2018. Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications. In Proceedings of the ACM\/ESDA\/IEEE Design Automation Conference. 1--6."},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_2_1_112_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 269--284","author":"Chen Y.","unstructured":"Y. Chen , Y. Chen , Y. Chen , Y. Chen , Y. Chen , Y. Chen , and O. Temam . 2014. DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning . In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 269--284 . Y. Chen, Y. Chen, Y. Chen, Y. Chen, Y. Chen, Y. Chen, and O. Temam. 2014. DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 269--284."},{"key":"e_1_2_1_113_1","volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture. 288--301","author":"Li S.","unstructured":"S. Li , D. Niu , K. T. Malladi , H. Zheng , B. Brennan , and Y. Xie . 2017. DRISA: A DRAM-based reconfigurable in situ accelerator . In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture. 288--301 . S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, and Y. Xie. 2017. DRISA: A DRAM-based reconfigurable in situ accelerator. In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture. 288--301."},{"key":"e_1_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.5555\/1515843.1515847"},{"key":"e_1_2_1_116_1","volume-title":"Proceedings of the International Conference on Embedded Computer Systems. 157--164","author":"Stripf T.","unstructured":"T. Stripf , R. Koenig , and J. Becker . 2011. A novel ADL-based compiler-centric software framework for reconfigurable mixed-ISA processors . In Proceedings of the International Conference on Embedded Computer Systems. 157--164 . T. Stripf, R. Koenig, and J. Becker. 2011. A novel ADL-based compiler-centric software framework for reconfigurable mixed-ISA processors. In Proceedings of the International Conference on Embedded Computer Systems. 157--164."},{"key":"e_1_2_1_117_1","first-page":"95","article-title":"LISA: A uniform ADL for embedded processor modeling, implementation, and software toolsuite generation","volume":"1","author":"Leupers R.","year":"2008","unstructured":"R. Leupers . 2008 . LISA: A uniform ADL for embedded processor modeling, implementation, and software toolsuite generation . In Processor Description Languages. Elsevier , Vol. 1. 95 -- 130 . R. Leupers. 2008. LISA: A uniform ADL for embedded processor modeling, implementation, and software toolsuite generation. In Processor Description Languages. Elsevier, Vol. 1. 95--130.","journal-title":"Processor Description Languages. Elsevier"},{"key":"e_1_2_1_118_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology. 67--70","author":"Suh D.","unstructured":"D. Suh , K. Kwon , S. Kim , and S. Ryu . 2012. Design space exploration and implementation of a high performance and low area coarse-grained reconfigurable processor . In Proceedings of the International Conference on Field-Programmable Technology. 67--70 . D. Suh, K. Kwon, S. Kim, and S. Ryu. 2012. Design space exploration and implementation of a high performance and low area coarse-grained reconfigurable processor. In Proceedings of the International Conference on Field-Programmable Technology. 67--70."},{"key":"e_1_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025280"},{"key":"e_1_2_1_120_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8.","author":"George N.","unstructured":"N. George , H. J. Lee , D. Novo , and T. Rompf . 2014. Hardware system synthesis from domain-specific languages . In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8. N. George, H. J. Lee, D. Novo, and T. Rompf. 2014. Hardware system synthesis from domain-specific languages. In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8."},{"key":"e_1_2_1_121_1","first-page":"651","article-title":"Generating configurable hardware from parallel patterns","volume":"50","author":"Prabhakar R.","year":"2015","unstructured":"R. Prabhakar , D. Koeplinger , K. J. Brown , H. J. Lee , C. De Sa , C. Kozyrakis , and K. Olukotun . 2015 . Generating configurable hardware from parallel patterns . ACM SIGPLAN Notices 50 , 2 (2015), 651 -- 665 . R. Prabhakar, D. Koeplinger, K. J. Brown, H. J. Lee, C. De Sa, C. Kozyrakis, and K. Olukotun. 2015. Generating configurable hardware from parallel patterns. ACM SIGPLAN Notices 50, 2 (2015), 651--665.","journal-title":"ACM SIGPLAN Notices"},{"key":"e_1_2_1_122_1","volume-title":"Proceedings of the ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916)","author":"Koeplinger D.","unstructured":"D. Koeplinger , C. Delimitrou , R. Prabhakar , C. Kozyrakis , Y. Zhang , and K. Olukotun . 2016. Automatic generation of efficient accelerators for reconfigurable hardware . In Proceedings of the ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916) . 115--127. D. Koeplinger, C. Delimitrou, R. Prabhakar, C. Kozyrakis, Y. Zhang, and K. Olukotun. 2016. Automatic generation of efficient accelerators for reconfigurable hardware. In Proceedings of the ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916). 115--127."},{"key":"e_1_2_1_123_1","volume-title":"Proceedings of the ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA\u201917)","author":"Li Z.","unstructured":"Z. Li , L. Liu , Y. Deng , S. Yin , Y. Wang , and S. Wei . 2017. Aggressive pipelining of irregular applications on reconfigurable hardware . In Proceedings of the ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA\u201917) . 575--586. Z. Li, L. Liu, Y. Deng, S. Yin, Y. Wang, and S. Wei. 2017. Aggressive pipelining of irregular applications on reconfigurable hardware. In Proceedings of the ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA\u201917). 575--586."},{"key":"e_1_2_1_124_1","volume-title":"Proceedings of the 14th Annual Workshop on Microprogramming (MICRO\u201981)","author":"Rau B. R.","unstructured":"B. R. Rau and C. D. Glaeser . 1981. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing . In Proceedings of the 14th Annual Workshop on Microprogramming (MICRO\u201981) . 183--198. B. R. Rau and C. D. Glaeser. 1981. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proceedings of the 14th Annual Workshop on Microprogramming (MICRO\u201981). 183--198."},{"key":"e_1_2_1_125_1","volume-title":"Automation and Test in Europe Conference and Exhibition. 296--301","author":"Mei B.","unstructured":"B. Mei , S. Vernalde , D. Verkest , H. De Man , and R. Lauwereins . 2003. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. Design , Automation and Test in Europe Conference and Exhibition. 296--301 . B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins. 2003. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. Design, Automation and Test in Europe Conference and Exhibition. 296--301."},{"key":"e_1_2_1_126_1","volume-title":"Proceedings of the Design Automation Conference. 1284--1291","author":"Hamzeh M.","unstructured":"M. Hamzeh , A. Shrivastava , and S. Vrudhula . 2012. EPIMap: Using epimorphism to map applications on CGRAs . In Proceedings of the Design Automation Conference. 1284--1291 . M. Hamzeh, A. Shrivastava, and S. Vrudhula. 2012. EPIMap: Using epimorphism to map applications on CGRAs. In Proceedings of the Design Automation Conference. 1284--1291."},{"key":"e_1_2_1_127_1","volume-title":"Proceedings of the Design Automation Conference. 1--10","author":"Hamzeh M.","unstructured":"M. Hamzeh , A. Shrivastava , and S. Vrudhula . 2013. REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs) . In Proceedings of the Design Automation Conference. 1--10 . M. Hamzeh, A. Shrivastava, and S. Vrudhula. 2013. REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs). In Proceedings of the Design Automation Conference. 1--10."},{"key":"e_1_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.225965"},{"key":"e_1_2_1_129_1","volume-title":"Proceedings of the International SoC Design Conference. I-362-I-365","author":"Chang K.","unstructured":"K. Chang and K. Choi . 2009. Mapping control intensive kernels onto coarse-grained reconfigurable array architecture . In Proceedings of the International SoC Design Conference. I-362-I-365 . K. Chang and K. Choi. 2009. Mapping control intensive kernels onto coarse-grained reconfigurable array architecture. In Proceedings of the International SoC Design Conference. I-362-I-365."},{"key":"e_1_2_1_130_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 45--54","author":"Mahlke S. A.","unstructured":"S. A. Mahlke , D. C. Lin , W. Y. Chen , and R. E. Hank . 1995. Effective compiler support for predicated execution using the hyperblock . In Proceedings of the International Symposium on Microarchitecture. 45--54 . S. A. Mahlke, D. C. Lin, W. Y. Chen, and R. E. Hank. 1995. Effective compiler support for predicated execution using the hyperblock. In Proceedings of the International Symposium on Microarchitecture. 45--54."},{"key":"e_1_2_1_131_1","volume-title":"Proceedings of the IEEE International Symposium on Parallel 8 Distributed Processing, Workshops and Phd Forum. 1--4.","author":"Lee G.","unstructured":"G. Lee , K. Chang , and K. Choi . 2010. Automatic mapping of control-intensive kernels onto coarse-grained reconfigurable array architecture with speculative execution . In Proceedings of the IEEE International Symposium on Parallel 8 Distributed Processing, Workshops and Phd Forum. 1--4. G. Lee, K. Chang, and K. Choi. 2010. Automatic mapping of control-intensive kernels onto coarse-grained reconfigurable array architecture with speculative execution. In Proceedings of the IEEE International Symposium on Parallel 8 Distributed Processing, Workshops and Phd Forum. 1--4."},{"key":"e_1_2_1_132_1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 323--335","author":"Mcfarlin D. S.","unstructured":"D. S. Mcfarlin and C. Zilles . 2015. Branch vanguard: Decomposing branch functionality into prediction and resolution instructions . In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 323--335 . D. S. Mcfarlin and C. Zilles. 2015. Branch vanguard: Decomposing branch functionality into prediction and resolution instructions. In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 323--335."},{"key":"e_1_2_1_133_1","volume-title":"Proceedings of the Design Automation Conference. 45","author":"Wang J.","unstructured":"J. Wang , L. Liu , J. Zhu , S. Yin , and S. Wei . 2015. Acceleration of control flows on reconfigurable architecture with a composite method . In Proceedings of the Design Automation Conference. 45 . J. Wang, L. Liu, J. Zhu, S. Yin, and S. Wei. 2015. Acceleration of control flows on reconfigurable architecture with a composite method. In Proceedings of the Design Automation Conference. 45."},{"key":"e_1_2_1_134_1","doi-asserted-by":"crossref","unstructured":"A. K. Jain D. L. Maskell and S. A. Fahmy. 2016. Are coarse-grained overlays ready for general purpose application acceleration on fpgas? In Proceedings of the IEEE 14th International Conference on Dependable Autonomic and Secure Computing 14th International Conference on Pervasive Intelligence and Computing and 2nd International Conference on Big Data Intelligence and Computing and Cyber Science and Technology Congress (DASC\/PiCom\/DataCom\/CyberSciTech\u201916). 586--593.  A. K. Jain D. L. Maskell and S. A. Fahmy. 2016. Are coarse-grained overlays ready for general purpose application acceleration on fpgas? In Proceedings of the IEEE 14th International Conference on Dependable Autonomic and Secure Computing 14th International Conference on Pervasive Intelligence and Computing and 2nd International Conference on Big Data Intelligence and Computing and Cyber Science and Technology Congress (DASC\/PiCom\/DataCom\/CyberSciTech\u201916). 586--593.","DOI":"10.1109\/DASC-PICom-DataCom-CyberSciTec.2016.110"},{"key":"e_1_2_1_135_1","volume-title":"Proceedings of the International Conference on Field Programmable Technology (FPT\u201915)","author":"Liu C.","unstructured":"C. Liu , H. Ng , and H. K. So . 2015. QuickDough: A rapid FPGA loop accelerator design framework using soft CGRA overlay . In Proceedings of the International Conference on Field Programmable Technology (FPT\u201915) . 56--63. C. Liu, H. Ng, and H. K. So. 2015. QuickDough: A rapid FPGA loop accelerator design framework using soft CGRA overlay. In Proceedings of the International Conference on Field Programmable Technology (FPT\u201915). 56--63."},{"key":"e_1_2_1_136_1","volume-title":"Proceedings of the International ACM\/SIGDA Symposium on Field Programmable Gate Arrays. 212--221","author":"Kelm J. H.","unstructured":"J. H. Kelm and S. S. Lumetta . 2008. HybridOS: Runtime support for reconfigurable accelerators . In Proceedings of the International ACM\/SIGDA Symposium on Field Programmable Gate Arrays. 212--221 . J. H. Kelm and S. S. Lumetta. 2008. HybridOS: Runtime support for reconfigurable accelerators. In Proceedings of the International ACM\/SIGDA Symposium on Field Programmable Gate Arrays. 212--221."},{"key":"e_1_2_1_137_1","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 25--28","author":"Adler M.","unstructured":"M. Adler , K. E. Fleming , A. Parashar , M. Pellauer , and J. Emer . 2011. Leap scratchpads: automatic memory and cache management for reconfigurable logic . In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 25--28 . M. Adler, K. E. Fleming, A. Parashar, M. Pellauer, and J. Emer. 2011. Leap scratchpads: automatic memory and cache management for reconfigurable logic. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 25--28."},{"key":"e_1_2_1_138_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201916)","author":"Fleming K.","unstructured":"K. Fleming and M. Adler . 2016. The LEAP FPGA operating system . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201916) . 1--8. K. Fleming and M. Adler. 2016. The LEAP FPGA operating system. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201916). 1--8."},{"key":"e_1_2_1_139_1","volume-title":"BORPH: An operating system for FPGA-based reconfigurable computers","author":"So K. H.","year":"2007","unstructured":"K. H. So and R. W. Brodersen . 2007 . BORPH: An operating system for FPGA-based reconfigurable computers . University of California , Berkeley. K. H. So and R. W. Brodersen. 2007. BORPH: An operating system for FPGA-based reconfigurable computers. University of California, Berkeley."},{"key":"e_1_2_1_140_1","volume-title":"Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 97--102","author":"Redaelli F.","unstructured":"F. Redaelli , M. D. Santambrogio , and S. Ogrenci Memik . 2008. An ILP formulation for the task graph scheduling problem tailored to bi-dimensional reconfigurable architectures . In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 97--102 . F. Redaelli, M. D. Santambrogio, and S. Ogrenci Memik. 2008. An ILP formulation for the task graph scheduling problem tailored to bi-dimensional reconfigurable architectures. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 97--102."},{"key":"e_1_2_1_141_1","volume-title":"Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 416--421","author":"Jozwik K.","unstructured":"K. Jozwik , H. Tomiyama , M. Edahiro , S. Honda , and H. Takada . 2011. Rainbow: An OS extension for hardware multitasking on dynamically partially reconfigurable FPGAs . In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 416--421 . K. Jozwik, H. Tomiyama, M. Edahiro, S. Honda, and H. Takada. 2011. Rainbow: An OS extension for hardware multitasking on dynamically partially reconfigurable FPGAs. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 416--421."},{"key":"e_1_2_1_142_1","unstructured":"CCIX Consortium. 2019. Retrieved from http:\/\/www.ccixconsortium.com\/.  CCIX Consortium. 2019. Retrieved from http:\/\/www.ccixconsortium.com\/."},{"key":"e_1_2_1_143_1","unstructured":"HSA Foundation. 2019. Retrieved from http:\/\/www.hsafoundation.com\/.  HSA Foundation. 2019. Retrieved from http:\/\/www.hsafoundation.com\/."},{"key":"e_1_2_1_144_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 78--89","author":"Burger D.","unstructured":"D. Burger , J. R. Goodman , and A. K\u00e4gi . 2005. Memory bandwidth limitations of future microprocessors . In Proceedings of the International Symposium on Computer Architecture. 78--89 . D. Burger, J. R. Goodman, and A. K\u00e4gi. 2005. Memory bandwidth limitations of future microprocessors. In Proceedings of the International Symposium on Computer Architecture. 78--89."},{"key":"e_1_2_1_145_1","volume-title":"Proceedings of the IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum. 290--293","author":"Jafri S. M.","unstructured":"S. M. Jafri , A. Hemani , K. Paul , J. Plosila , and H. Tenhunen . 2011. Compression-based efficient and agile configuration mechanism for coarse-grained reconfigurable architectures . In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum. 290--293 . S. M. Jafri, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. 2011. Compression-based efficient and agile configuration mechanism for coarse-grained reconfigurable architectures. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum. 290--293."},{"key":"e_1_2_1_146_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006846"},{"key":"e_1_2_1_147_1","volume-title":"Proceedings of the IEEE International Parallel \\8 Distributed Processing Symposium.","author":"Suzuki M.","unstructured":"M. Suzuki , Y. Hasegawa , V. M. Tuan , S. Abe , and H. Amano . 2006. A cost-effective context memory structure for dynamically reconfigurable processors . In Proceedings of the IEEE International Parallel \\8 Distributed Processing Symposium. M. Suzuki, Y. Hasegawa, V. M. Tuan, S. Abe, and H. Amano. 2006. A cost-effective context memory structure for dynamically reconfigurable processors. In Proceedings of the IEEE International Parallel \\8 Distributed Processing Symposium."},{"key":"e_1_2_1_148_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_149_1","volume-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture. 192--203","author":"Oskin M.","unstructured":"M. Oskin , F. T Chong , and T. Sherwood . 1998. Active Pages: A computation model for intelligent memory . In Proceedings of the 25th Annual International Symposium on Computer Architecture. 192--203 . M. Oskin, F. T Chong, and T. Sherwood. 1998. Active Pages: A computation model for intelligent memory. In Proceedings of the 25th Annual International Symposium on Computer Architecture. 192--203."},{"key":"e_1_2_1_150_1","volume-title":"Proceedings of the Design, Automation 8 Test in Europe Conference and Exhibition (DATE\u201916)","author":"Lee J.","unstructured":"J. Lee , J. H Ahn , and K. Choi . 2016. Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic . In Proceedings of the Design, Automation 8 Test in Europe Conference and Exhibition (DATE\u201916) . 1243--1248. J. Lee, J. H Ahn, and K. Choi. 2016. Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic. In Proceedings of the Design, Automation 8 Test in Europe Conference and Exhibition (DATE\u201916). 1243--1248."},{"key":"e_1_2_1_151_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 189--200","author":"Guo Q.","unstructured":"Q. Guo , X. Guo , R. Patel , E. Ipek , and E. G. Friedman . 2013. AC-DIMM: Associative computing with STT-MRAM . In Proceedings of the International Symposium on Computer Architecture. 189--200 . Q. Guo, X. Guo, R. Patel, E. Ipek, and E. G. Friedman. 2013. AC-DIMM: Associative computing with STT-MRAM. In Proceedings of the International Symposium on Computer Architecture. 189--200."},{"key":"e_1_2_1_152_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 27--39","author":"Chi P.","unstructured":"P. Chi , S. Li , C. Xu , T. Zhang , J. Zhao , Y. Liu , Y. Wang , and Y. Xie . 2016. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory . In Proceedings of the International Symposium on Computer Architecture. 27--39 . P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao, Y. Liu, Y. Wang, and Y. Xie. 2016. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In Proceedings of the International Symposium on Computer Architecture. 27--39."},{"key":"e_1_2_1_153_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-01481-9"},{"key":"e_1_2_1_154_1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 131--143","author":"Akin B.","unstructured":"B. Akin , F. Franchetti , and J. C. Hoe . 2015. Data reorganization in memory using 3D-stacked DRAM . In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 131--143 . B. Akin, F. Franchetti, and J. C. Hoe. 2015. Data reorganization in memory using 3D-stacked DRAM. In Proceedings of the ACM\/IEEE International Symposium on Computer Architecture. 131--143."},{"key":"e_1_2_1_155_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750386"},{"key":"e_1_2_1_156_1","volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201903)","author":"Ciricescu S.","unstructured":"S. Ciricescu , R. Essick , B. Lucas , P. May , K. Moat , J. Norris , M. Schuette , and A. Saidi . 2003. The reconfigurable streaming vector processor (RSVP8trade;) . In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201903) . 141--150. S. Ciricescu, R. Essick, B. Lucas, P. May, K. Moat, J. Norris, M. Schuette, and A. Saidi. 2003. The reconfigurable streaming vector processor (RSVP8trade;). In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201903). 141--150."},{"key":"e_1_2_1_157_1","volume-title":"Proceedings of the ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA\u201915)","author":"Ho C.","unstructured":"C. Ho , S. J. Kim , and K. Sankaralingam . 2015. Efficient execution of memory access phases using dataflow specialization . In Proceedings of the ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA\u201915) . 118--130. C. Ho, S. J. Kim, and K. Sankaralingam. 2015. Efficient execution of memory access phases using dataflow specialization. In Proceedings of the ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA\u201915). 118--130."},{"key":"e_1_2_1_158_1","volume-title":"Proceedings of the ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA\u201917)","author":"Tsai P. A.","unstructured":"P. A. Tsai , N. Beckmann , and D. Sanchez . 2017. Jenga: Software-defined cache hierarchies . In Proceedings of the ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA\u201917) . 652--665. P. A. Tsai, N. Beckmann, and D. Sanchez. 2017. Jenga: Software-defined cache hierarchies. In Proceedings of the ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA\u201917). 652--665."},{"key":"e_1_2_1_159_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"e_1_2_1_160_1","volume-title":"Proceedings of the Hot Chips 26th Symposium. 1--23","author":"Ouyang J.","unstructured":"J. Ouyang , S. Lin , W. Qi , Y. Wang , B. Yu , and S. Jiang . 2016. SDA: Software-defined accelerator for large-scale DNN systems . In Proceedings of the Hot Chips 26th Symposium. 1--23 . J. Ouyang, S. Lin, W. Qi, Y. Wang, B. Yu, and S. Jiang. 2016. SDA: Software-defined accelerator for large-scale DNN systems. In Proceedings of the Hot Chips 26th Symposium. 1--23."},{"key":"e_1_2_1_161_1","volume-title":"Proceedings of the Conference on Computing Frontiers. 3.","author":"Chen F.","unstructured":"F. Chen , Y. Shan , Y. Zhang , Y. Wang , H. Franke , X. Chang , and K. Wang . 2014. Enabling FPGAs in the cloud . In Proceedings of the Conference on Computing Frontiers. 3. F. Chen, Y. Shan, Y. Zhang, Y. Wang, H. Franke, X. Chang, and K. Wang. 2014. Enabling FPGAs in the cloud. In Proceedings of the Conference on Computing Frontiers. 3."},{"key":"e_1_2_1_162_1","volume-title":"Proceedings of the Design Automation Conference. 48--53","author":"Liu L.","unstructured":"L. Liu , Y. Ren , C. Deng , S. Yin , S. Wei , and J. Han . 2015. A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures . In Proceedings of the Design Automation Conference. 48--53 . L. Liu, Y. Ren, C. Deng, S. Yin, S. Wei, and J. Han. 2015. A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures. In Proceedings of the Design Automation Conference. 48--53."},{"key":"e_1_2_1_163_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 186--192","author":"Alnajiar D.","unstructured":"D. Alnajiar , Y. Ko , T. Imagawa , and H. Konoura . 2010. Coarse-grained dynamically reconfigurable architecture with flexible reliability . In Proceedings of the International Conference on Field Programmable Logic and Applications. 186--192 . D. Alnajiar, Y. Ko, T. Imagawa, and H. Konoura. 2010. Coarse-grained dynamically reconfigurable architecture with flexible reliability. In Proceedings of the International Conference on Field Programmable Logic and Applications. 186--192."},{"key":"e_1_2_1_164_1","volume-title":"Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition. 701--706","author":"Imagawa T.","unstructured":"T. Imagawa , H. Tsutsui , H. Ochi , and T. Sato . 2013. A cost-effective selective TMR for heterogeneous coarse-grained reconfigurable architectures based on DFG-level vulnerability analysis . In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition. 701--706 . T. Imagawa, H. Tsutsui, H. Ochi, and T. Sato. 2013. A cost-effective selective TMR for heterogeneous coarse-grained reconfigurable architectures based on DFG-level vulnerability analysis. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition. 701--706."},{"key":"e_1_2_1_165_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2228015"},{"key":"e_1_2_1_166_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729340"},{"key":"e_1_2_1_167_1","volume-title":"Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. 346--362","author":"Mentens N.","unstructured":"N. Mentens , B. Gierlichs , and I. Verbauwhede . 2008. Power and fault analysis resistance in hardware through dynamic reconfiguration . In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. 346--362 . N. Mentens, B. Gierlichs, and I. Verbauwhede. 2008. Power and fault analysis resistance in hardware through dynamic reconfiguration. In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. 346--362."},{"key":"e_1_2_1_168_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 663--666","author":"Beat R.","unstructured":"R. Beat , P. Grabher , D. Page , S. Tillich , and M. Wojcik . 2012. On reconfigurable fabrics and generic side-channel countermeasures . In Proceedings of the International Conference on Field Programmable Logic and Applications. 663--666 . R. Beat, P. Grabher, D. Page, S. Tillich, and M. Wojcik. 2012. On reconfigurable fabrics and generic side-channel countermeasures. In Proceedings of the International Conference on Field Programmable Logic and Applications. 663--666."},{"key":"e_1_2_1_169_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2518130"},{"key":"e_1_2_1_170_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2612638"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357375","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:43Z","timestamp":1750203883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357375"}},"subtitle":["Taxonomy, Challenges, and Applications"],"short-title":[],"issued":{"date-parts":[[2019,10,16]]},"references-count":170,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,11,30]]}},"alternative-id":["10.1145\/3357375"],"URL":"https:\/\/doi.org\/10.1145\/3357375","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,16]]},"assertion":[{"value":"2018-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}