{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:34Z","timestamp":1750220854673,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":65,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357529","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"316-330","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["SMART"],"prefix":"10.1145","author":[{"given":"Byoungchan","family":"Oh","sequence":"first","affiliation":[{"name":"University of Michigan"}]},{"given":"Nilmini","family":"Abeyratne","sequence":"additional","affiliation":[{"name":"University of Michigan"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Ronald G.","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"418","article-title":"Memory controller and method for interleaving DRAM and MRAM accesses","volume":"9","author":"Alam Syed M","year":"2016","unstructured":"Syed M Alam , Thomas Andre , and Dietmar Gogl . 2016 . Memory controller and method for interleaving DRAM and MRAM accesses . US Patent 9 , 418 ,001. Syed M Alam, Thomas Andre, and Dietmar Gogl. 2016. Memory controller and method for interleaving DRAM and MRAM accesses. US Patent 9,418,001.","journal-title":"US Patent"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989082"},{"key":"e_1_3_2_1_3_1","volume-title":"An offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory","author":"Chang Meng-Fan","year":"2013","unstructured":"Meng-Fan Chang , Shin-Jang Shen , Chia-Chi Liu , Che-Wei Wu , Yu-Fan Lin , Ya-Chin King , Chorng-Jung Lin , Hung-Jen Liao , Yu-Der Chih , and Hiroyuki Yamauchi . 2013. An offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory . IEEE Journal of Solid-State Circuits (JSSC) ( 2013 ). Meng-Fan Chang, Shin-Jang Shen, Chia-Chi Liu, Che-Wei Wu, Yu-Fan Lin, Ya-Chin King, Chorng-Jung Lin, Hung-Jen Liao, Yu-Der Chih, and Hiroyuki Yamauchi. 2013. An offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory. IEEE Journal of Solid-State Circuits (JSSC) (2013)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Meng-Fan Chang Shyh-Shyuan Sheu Ku-Feng Lin Che-Wei Wu Chia-Chen Kuo Pi-Feng Chiu Yih-Shan Yang Yu-Sheng Chen Heng-Yuan Lee Chen-Hsin Lien etal 2013. A high-speed 7.2-ns read-write random access 4-mb embedded resistive ram (reram) macro using process-variation-tolerant current-mode read schemes. IEEE Journal of Solid-State Circuits (JSSC) (2013).  Meng-Fan Chang Shyh-Shyuan Sheu Ku-Feng Lin Che-Wei Wu Chia-Chen Kuo Pi-Feng Chiu Yih-Shan Yang Yu-Sheng Chen Heng-Yuan Lee Chen-Hsin Lien et al. 2013. A high-speed 7.2-ns read-write random access 4-mb embedded resistive ram (reram) macro using process-variation-tolerant current-mode read schemes. IEEE Journal of Solid-State Circuits (JSSC) (2013).","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"e_1_3_2_1_5_1","volume-title":"International Solid-State Circuits Conference (ISSCC).","author":"Choi Youngdon","year":"2012","unstructured":"Youngdon Choi , Ickhyun Song , Mu-Hui Park , Hoeju Chung , Sanghoan Chang , Beakhyoung Cho , Jinyoung Kim , Younghoon Oh , Duckmin Kwon , Jung Sunwoo , 2012 . A 20nm 1.8 V 8Gb PRAM with 40MB\/s program bandwidth . In International Solid-State Circuits Conference (ISSCC). Youngdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo, et al. 2012. A 20nm 1.8 V 8Gb PRAM with 40MB\/s program bandwidth. In International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_6_1","volume-title":"International Solid-State Circuits Conference (ISSCC).","author":"Chung Hoeju","year":"2011","unstructured":"Hoeju Chung , Byung Hoon Jeong , ByungJun Min , Youngdon Choi , Beak-Hyung Cho , Junho Shin , Jinyoung Kim , Jung Sunwoo , Joon-min Park, Qi Wang , 2011 . A 58nm 1.8 v 1gb pram with 6.4 mb\/s program bw . In International Solid-State Circuits Conference (ISSCC). Hoeju Chung, Byung Hoon Jeong, ByungJun Min, Youngdon Choi, Beak-Hyung Cho, Junho Shin, Jinyoung Kim, Jung Sunwoo, Joon-min Park, Qi Wang, et al. 2011. A 58nm 1.8 v 1gb pram with 6.4 mb\/s program bw. In International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_7_1","volume-title":"International Electron Devices Meeting (IEDM).","author":"Chung Suock","year":"2010","unstructured":"Suock Chung , K-M Rho , S-D Kim , H-J Suh , D-J Kim , H-J Kim , S-H Lee , J-H Park , H-M Hwang , S-M Hwang , 2010 . Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application . In International Electron Devices Meeting (IEDM). Suock Chung, K-M Rho, S-D Kim, H-J Suh, D-J Kim, H-J Kim, S-H Lee, J-H Park, H-M Hwang, S-M Hwang, et al. 2010. Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application. In International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"e_1_3_2_1_9_1","volume-title":"Fine-grained activation for power reduction in DRAM","author":"Cooper-Balis Elliott","year":"2010","unstructured":"Elliott Cooper-Balis and Bruce Jacob . 2010. Fine-grained activation for power reduction in DRAM . IEEE Micro ( 2010 ). Elliott Cooper-Balis and Bruce Jacob. 2010. Fine-grained activation for power reduction in DRAM. IEEE Micro (2010)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765953"},{"key":"e_1_3_2_1_11_1","volume-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","author":"Dong Xiangyu","year":"2012","unstructured":"Xiangyu Dong , Cong Xu , Yuan Xie , and Norman P Jouppi . 2012. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2012 ). Xiangyu Dong, Cong Xu, Yuan Xie, and Norman P Jouppi. 2012. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2012)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2630667"},{"key":"e_1_3_2_1_13_1","volume-title":"SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News","author":"Henning John L","year":"2006","unstructured":"John L Henning . 2006 . SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News (2006). John L Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News (2006)."},{"key":"e_1_3_2_1_14_1","volume-title":"A flexible redundancy technique for high-density DRAMs","author":"Horiguchi Masahi","year":"1991","unstructured":"Masahi Horiguchi , Jun Etoh , Masakazu Aoki , K Itoh , and T Matsumoto . 1991. A flexible redundancy technique for high-density DRAMs . IEEE Journal of Solid-State Circuits (JSSC) ( 1991 ). Masahi Horiguchi, Jun Etoh, Masakazu Aoki, K Itoh, and T Matsumoto. 1991. A flexible redundancy technique for high-density DRAMs. IEEE Journal of Solid-State Circuits (JSSC) (1991)."},{"volume-title":"Nanoscale memory repair","author":"Horiguchi Masashi","key":"e_1_3_2_1_15_1","unstructured":"Masashi Horiguchi and Kiyoo Itoh . 2011. Nanoscale memory repair . Springer Science & Business Media . Masashi Horiguchi and Kiyoo Itoh. 2011. Nanoscale memory repair. Springer Science & Business Media."},{"key":"e_1_3_2_1_16_1","unstructured":"ITRS. 2013. http:\/\/www.itrs2.net\/2013-itrs.html.  ITRS. 2013. http:\/\/www.itrs2.net\/2013-itrs.html."},{"key":"e_1_3_2_1_17_1","unstructured":"Bruce Jacob Spencer Ng and David Wang. 2010. Memory systems: cache DRAM disk. Morgan Kaufmann.  Bruce Jacob Spencer Ng and David Wang. 2010. Memory systems: cache DRAM disk . Morgan Kaufmann."},{"key":"e_1_3_2_1_18_1","unstructured":"JEDEC. 2009. DDR3 SDRAM Specification. www.jedec.org\/sites\/default\/files\/docs\/JESD79-3E.pdf.  JEDEC. 2009. DDR3 SDRAM Specification. www.jedec.org\/sites\/default\/files\/docs\/JESD79-3E.pdf."},{"key":"e_1_3_2_1_19_1","unstructured":"JEDEC. 2009. Low Power Double Data Rate 2 (LPDDR2). http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD209-2B.pdf.  JEDEC. 2009. Low Power Double Data Rate 2 (LPDDR2). http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD209-2B.pdf."},{"key":"e_1_3_2_1_20_1","unstructured":"JEDEC. 2013. High Bandwidth Memory (HBM) DRAM. https:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD235A.pdf.  JEDEC. 2013. High Bandwidth Memory (HBM) DRAM. https:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD235A.pdf."},{"key":"e_1_3_2_1_21_1","unstructured":"JEDEC. 2013. Low Power Double Data Rate 3 (LPDDR3). http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD209-3C.pdf.  JEDEC. 2013. Low Power Double Data Rate 3 (LPDDR3). http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD209-3C.pdf."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487706"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838493"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062962"},{"key":"e_1_3_2_1_25_1","first-page":"031","article-title":"Semiconductor memory device with three-dimensional array and repair method thereof","volume":"8","author":"Kim Doo-Gon","year":"2011","unstructured":"Doo-Gon Kim and Ki-Tae Park . 2011 . Semiconductor memory device with three-dimensional array and repair method thereof . US Patent 8 , 031 ,544. Doo-Gon Kim and Ki-Tae Park. 2011. Semiconductor memory device with three-dimensional array and repair method thereof. US Patent 8,031,544.","journal-title":"US Patent"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu and Onur Mutlu. 2012. A case for exploiting subarray-level parallelism (SALP) in DRAM. (2012).  Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu and Onur Mutlu. 2012. A case for exploiting subarray-level parallelism (SALP) in DRAM. (2012).","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479129"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Emre K\u00fclt\u00fcrsay Mahmut Kandemir Anand Sivasubramaniam and Onur Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In Performance Analysis of Systems and Software (ISPASS).  Emre K\u00fclt\u00fcrsay Mahmut Kandemir Anand Sivasubramaniam and Onur Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In Performance Analysis of Systems and Software (ISPASS) .","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338357"},{"key":"e_1_3_2_1_31_1","volume-title":"International Symposium on High Performance Computer Architecture (HPCA).","author":"Li Zhongqi","year":"2013","unstructured":"Zhongqi Li , Ruijin Zhou , and Tao Li . 2013 . Exploring high-performance and energy proportional interface for phase change memory systems . In International Symposium on High Performance Computer Architecture (HPCA). Zhongqi Li, Ruijin Zhou, and Tao Li. 2013. Exploring high-performance and energy proportional interface for phase change memory systems. In International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_32_1","volume-title":"International Solid-State Circuits Conference (ISSCC).","author":"Lim Kyu-Nam","year":"2012","unstructured":"Kyu-Nam Lim , Woong-Ju Jang , Hyung-Sik Won , Kang-Yeol Lee , Hyungsoo Kim , Dong-Whee Kim , Mi-Hyun Cho , Seung-Lo Kim , Jong-Ho Kang , Keun-Woo Park , 2012 . A 1.2 V 23nm 6F 2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture . In International Solid-State Circuits Conference (ISSCC). Kyu-Nam Lim, Woong-Ju Jang, Hyung-Sik Won, Kang-Yeol Lee, Hyungsoo Kim, Dong-Whee Kim, Mi-Hyun Cho, Seung-Lo Kim, Jong-Ho Kang, Keun-Woo Park, et al. 2012. A 1.2 V 23nm 6F 2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture. In International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"e_1_3_2_1_34_1","volume-title":"A survey of memory bandwidth and machine balance in current high performance computers","author":"McCalpin John D","year":"1995","unstructured":"John D McCalpin . 1995. A survey of memory bandwidth and machine balance in current high performance computers . IEEE TCCA Newsletter ( 1995 ). John D McCalpin. 1995. A survey of memory bandwidth and machine balance in current high performance computers. IEEE TCCA Newsletter (1995)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Justin Meza Jing Li and Onur Mutlu. 2012. Evaluating row buffer locality in future non-volatile main memories. (2012).  Justin Meza Jing Li and Onur Mutlu. 2012. Evaluating row buffer locality in future non-volatile main memories. (2012).","DOI":"10.1109\/ICCD.2012.6378685"},{"key":"e_1_3_2_1_36_1","unstructured":"Micron. 2015. 8Gb DDR3L MT41K1G8.  Micron. 2015. 8Gb DDR3L MT41K1G8."},{"key":"e_1_3_2_1_37_1","volume-title":"A fast pump-down V BB generator for sub-1.5-V DRAMs","author":"Min Kyeong-Sik","year":"2001","unstructured":"Kyeong-Sik Min and Jin-Yong Chung . 2001. A fast pump-down V BB generator for sub-1.5-V DRAMs . IEEE Journal of Solid-State Circuits (JSSC) ( 2001 ). Kyeong-Sik Min and Jin-Yong Chung. 2001. A fast pump-down V BB generator for sub-1.5-V DRAMs. IEEE Journal of Solid-State Circuits (JSSC) (2001)."},{"key":"e_1_3_2_1_38_1","volume-title":"International Solid-State Circuits Conference (ISSCC).","author":"Moon Yongsam","year":"2009","unstructured":"Yongsam Moon , Yong-Ho Cho , Hyun-Bae Lee , Byung-Hoon Jeong , Seok-Hun Hyun , Byung-Chul Kim , In-Chul Jeong , Seong-Young Seo , Jun-Ho Shin , Seok-Woo Choi , 2009 . 1.2 V 1.6 Gb\/s 56nm 6F 2 4Gb DDR3 SDRAM with hybrid-I\/O sense amplifier and segmented sub-array architecture . In International Solid-State Circuits Conference (ISSCC). Yongsam Moon, Yong-Ho Cho, Hyun-Bae Lee, Byung-Hoon Jeong, Seok-Hun Hyun, Byung-Chul Kim, In-Chul Jeong, Seong-Young Seo, Jun-Ho Shin, Seok-Woo Choi, et al. 2009. 1.2 V 1.6 Gb\/s 56nm 6F 2 4Gb DDR3 SDRAM with hybrid-I\/O sense amplifier and segmented sub-array architecture. In International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_39_1","volume-title":"Seung H Kang, and Seong-Ook Jung.","author":"Na Taehui","year":"2014","unstructured":"Taehui Na , Jisu Kim , Jung Pill Kim , Seung H Kang, and Seong-Ook Jung. 2014 . An offset-canceling triple-stage sensing circuit for deep submicrometer STT-RAM. IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( 2014). Taehui Na, Jisu Kim, Jung Pill Kim, Seung H Kang, and Seong-Ook Jung. 2014. An offset-canceling triple-stage sensing circuit for deep submicrometer STT-RAM. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2014)."},{"volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","author":"Naji Omar","key":"e_1_3_2_1_40_1","unstructured":"Omar Naji , Christian Weis , Matthias Jung , Norbert Wehn , and Andreas Hansson . 2015. A high-level DRAM timing, power and area exploration tool . In Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) . IEEE. Omar Naji, Christian Weis, Matthias Jung, Norbert Wehn, and Andreas Hansson. 2015. A high-level DRAM timing, power and area exploration tool. In Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). IEEE."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2539256"},{"key":"e_1_3_2_1_42_1","volume-title":"Enhancing DRAM Self-Refresh for Idle Power Reduction. In International Symposium on Low Power Electronics and Design (ISLPED).","author":"Oh Byoungchan","year":"2016","unstructured":"Byoungchan Oh , Nilmini Abeyratne , Jeongseob Ahn , Ronald G Dreslinski , and Trevor Mudge . 2016 . Enhancing DRAM Self-Refresh for Idle Power Reduction. In International Symposium on Low Power Electronics and Design (ISLPED). Byoungchan Oh, Nilmini Abeyratne, Jeongseob Ahn, Ronald G Dreslinski, and Trevor Mudge. 2016. Enhancing DRAM Self-Refresh for Idle Power Reduction. In International Symposium on Low Power Electronics and Design (ISLPED)."},{"key":"e_1_3_2_1_43_1","first-page":"442","article-title":"Electronic device including semiconductor memory and operation method thereof","volume":"6","author":"Oh Byoung-Chan","year":"2014","unstructured":"Byoung-Chan Oh , Ji-Hyae Bae , Katsuyuki Fujita , and Yutaka Shirai . 2014 . Electronic device including semiconductor memory and operation method thereof . US Patent 6 , 442 ,585. Byoung-Chan Oh, Ji-Hyae Bae, Katsuyuki Fujita, and Yutaka Shirai. 2014. Electronic device including semiconductor memory and operation method thereof. US Patent 6,442,585.","journal-title":"US Patent"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409771"},{"key":"e_1_3_2_1_45_1","volume-title":"Inverted bit-line sense amplifier with offset-cancellation capability. Electronics Letters","author":"Park J","year":"2016","unstructured":"J Park , D-H Shin , Y-H Cho , and K-W Kwon . 2016. Inverted bit-line sense amplifier with offset-cancellation capability. Electronics Letters ( 2016 ). J Park, D-H Shin, Y-H Cho, and K-W Kwon. 2016. Inverted bit-line sense amplifier with offset-cancellation capability. Electronics Letters (2016)."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_50_1","volume-title":"FB Mancoff, ML Schneider, M DeHerrera, JJ Sun, K Nagel, S Deshpande, et al.","author":"Rizzo ND","year":"2013","unstructured":"ND Rizzo , D Houssameddine , R Janesky , J chand Whig , FB Mancoff, ML Schneider, M DeHerrera, JJ Sun, K Nagel, S Deshpande, et al. 2013 . A fully functional 64 Mb DDR3 ST-MRAM built on 90 nm CMOS technology. IEEE Transactions on Magnetics ( 2013). ND Rizzo, D Houssameddine, R Janesky, J chand Whig, FB Mancoff, ML Schneider, M DeHerrera, JJ Sun, K Nagel, S Deshpande, et al. 2013. A fully functional 64 Mb DDR3 ST-MRAM built on 90 nm CMOS technology. IEEE Transactions on Magnetics (2013)."},{"key":"e_1_3_2_1_51_1","volume-title":"DRAMSim2: A cycle accurate memory system simulator","author":"Rosenfeld Paul","year":"2011","unstructured":"Paul Rosenfeld , Elliott Cooper-Balis , and Bruce Jacob . 2011. DRAMSim2: A cycle accurate memory system simulator . IEEE Computer Architecture Letters ( 2011 ). Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. 2011. DRAMSim2: A cycle accurate memory system simulator. IEEE Computer Architecture Letters (2011)."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2636326"},{"key":"e_1_3_2_1_53_1","unstructured":"SK hynix. 2014. Evolutionary Migration from LPDDR3 to LPDDR4. https:\/\/www.jedec.org\/sites\/default\/files\/Minho_SK%20hynix_CES_14_new.pdf.  SK hynix. 2014. Evolutionary Migration from LPDDR3 to LPDDR4. https:\/\/www.jedec.org\/sites\/default\/files\/Minho_SK%20hynix_CES_14_new.pdf."},{"key":"e_1_3_2_1_54_1","volume-title":"Seung H Kang, and Seong-Ook Jung.","author":"Song Byungkyu","year":"2015","unstructured":"Byungkyu Song , Taehui Na , Jisu Kim , Jung Pill Kim , Seung H Kang, and Seong-Ook Jung. 2015 . Latch offset cancellation sense amplifier for deep submicrometer STT-RAM. IEEE Transactions on Circuits and Systems I (TCAS I) ( 2015). Byungkyu Song, Taehui Na, Jisu Kim, Jung Pill Kim, Seung H Kang, and Seong-Ook Jung. 2015. Latch offset cancellation sense amplifier for deep submicrometer STT-RAM. IEEE Transactions on Circuits and Systems I (TCAS I) (2015)."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Kshitij Sudan Niladrish Chatterjee David Nellans Manu Awasthi Rajeev Balasubramonian and Al Davis. 2010. Micro-pages: increasing DRAM efficiency with locality-aware data placement. In Architectural Support for Programming Languages and Operating Systems (ASPLOS).  Kshitij Sudan Niladrish Chatterjee David Nellans Manu Awasthi Rajeev Balasubramonian and Al Davis. 2010. Micro-pages: increasing DRAM efficiency with locality-aware data placement. In Architectural Support for Programming Languages and Operating Systems (ASPLOS) .","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2014.6968745"},{"key":"e_1_3_2_1_57_1","unstructured":"Texas Instruments. 2015. Keystone Architecture DDR3 Memory Controller. http:\/\/www.ti.com\/lit\/ug\/sprugv8e\/sprugv8e.pdf.  Texas Instruments. 2015. Keystone Architecture DDR3 Memory Controller. http:\/\/www.ti.com\/lit\/ug\/sprugv8e\/sprugv8e.pdf."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Luc Thomas Guenole Jan Jian Zhu Huanlong Liu Yuan-Jen Lee Son Le Ru-Ying Tong Keyu Pi Yu-Jen Wang Dongna Shen etal 2014. Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications. Journal of Applied Physics (2014).  Luc Thomas Guenole Jan Jian Zhu Huanlong Liu Yuan-Jen Lee Son Le Ru-Ying Tong Keyu Pi Yu-Jen Wang Dongna Shen et al. 2014. Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications. Journal of Applied Physics (2014).","DOI":"10.1063\/1.4870917"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_61_1","volume-title":"International Symposium on Low Power Electronics and Design (ISLPED).","author":"Wang Jue","year":"2014","unstructured":"Jue Wang , Xiangyu Dong , and Yuan Xie . 2014 . Enabling high-performance LPDDRx-compatible MRAM . In International Symposium on Low Power Electronics and Design (ISLPED). Jue Wang, Xiangyu Dong, and Yuan Xie. 2014. Enabling high-performance LPDDRx-compatible MRAM. In International Symposium on Low Power Electronics and Design (ISLPED)."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703349"},{"key":"e_1_3_2_1_63_1","first-page":"238","article-title":"Redundancy circuits and operating methods thereof","volume":"8","author":"Yang Tien-Chun","year":"2012","unstructured":"Tien-Chun Yang , Yue-Der Chih , and Shang-Hsuan Liu . 2012 . Redundancy circuits and operating methods thereof . US Patent 8 , 238 ,178. Tien-Chun Yang, Yue-Der Chih, and Shang-Hsuan Liu. 2012. Redundancy circuits and operating methods thereof. US Patent 8,238,178.","journal-title":"US Patent"},{"key":"e_1_3_2_1_64_1","volume-title":"International Solid-State Circuits Conference (ISSCC).","author":"Yoo Jei-Hwan","year":"1996","unstructured":"Jei-Hwan Yoo , Chang Hyun Kim , Kyu Chan Lee , Kye-Hyun Kyung , Seung-Moon Yoo , Jung Hwa Lee , Moon-Hae Son , Jin-Man Han , Bok-Moon Kang , Ejaz Haq , 1996 . A 32-bank 1 Gb DRAM with 1 GB\/s bandwidth . In International Solid-State Circuits Conference (ISSCC). Jei-Hwan Yoo, Chang Hyun Kim, Kyu Chan Lee, Kye-Hyun Kyung, Seung-Moon Yoo, Jung Hwa Lee, Moon-Hae Son, Jin-Man Han, Bok-Moon Kang, Ejaz Haq, et al. 1996. A 32-bank 1 Gb DRAM with 1 GB\/s bandwidth. In International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357529","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357529"}},"subtitle":["STT-MRAM architecture for smart activation and sensing"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":65,"alternative-id":["10.1145\/3357526.3357529","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357529","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}