{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:35Z","timestamp":1750220855209,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357531","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"195-205","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["STT-MRAM for real-time embedded systems"],"prefix":"10.1145","author":[{"given":"Kazi","family":"Asifuzzaman","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Mikel","family":"Fernandez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Petar","family":"Radojkovi\u0107","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_3_2_1_3_1","unstructured":"Everspin Technologies Inc. STT-MRAM Products. https:\/\/www.everspin.com\/stt-mram-products 2018.  Everspin Technologies Inc. STT-MRAM Products. https:\/\/www.everspin.com\/stt-mram-products 2018."},{"key":"e_1_3_2_1_4_1","unstructured":"European Space Agency. GR740: The ESA Next Generation Microprocessor (NGMP). http:\/\/microelectronics.esa.int\/gr740\/index.html.  European Space Agency. GR740: The ESA Next Generation Microprocessor (NGMP) . http:\/\/microelectronics.esa.int\/gr740\/index.html."},{"key":"e_1_3_2_1_5_1","volume-title":"A Benchmark Characterization of the EEMBC Benchmark Suite","author":"Poovey J. A.","year":"2009","unstructured":"J. A. Poovey , T. M. Conte , M. Levy , and S. Gal-On . A Benchmark Characterization of the EEMBC Benchmark Suite . IEEE Micro , 2009 . J. A. Poovey, T. M. Conte, M. Levy, and S. Gal-On. A Benchmark Characterization of the EEMBC Benchmark Suite. IEEE Micro, 2009."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture, MICRO 30","author":"Lee Chunho","year":"1997","unstructured":"Chunho Lee , Miodrag Potkonjak , and William H . Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems . In Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture, MICRO 30 , 1997 . Chunho Lee, Miodrag Potkonjak, and William H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture, MICRO 30, 1997."},{"key":"e_1_3_2_1_7_1","volume-title":"Road Vehicles -- Functional Safety","author":"International Organization for Standardization. ISO\/DIS 26262.","year":"2009","unstructured":"International Organization for Standardization. ISO\/DIS 26262. Road Vehicles -- Functional Safety , 2009 . International Organization for Standardization. ISO\/DIS 26262. Road Vehicles -- Functional Safety, 2009."},{"key":"e_1_3_2_1_8_1","volume-title":"Modeling, Architecture, and Applications for Emerging Memory Technologies","author":"Xie Yuan","year":"2011","unstructured":"Yuan Xie . Modeling, Architecture, and Applications for Emerging Memory Technologies . IEEE Design Test of Computers , 2011 . Yuan Xie. Modeling, Architecture, and Applications for Emerging Memory Technologies. IEEE Design Test of Computers, 2011."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2539256"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"e_1_3_2_1_12_1","unstructured":"Everspin Technologies Inc. Everspin displays both the 1Gb DDR4 Perpendicular ST-MRAM device and a 1GByte DDR3 Memory Module (DIMM) at Stand A3-545. https:\/\/www.everspin.com\/news\/everspin-previews-upcoming-products-electronica 2016.  Everspin Technologies Inc. Everspin displays both the 1Gb DDR4 Perpendicular ST-MRAM device and a 1GByte DDR3 Memory Module (DIMM) at Stand A3-545. https:\/\/www.everspin.com\/news\/everspin-previews-upcoming-products-electronica 2016."},{"key":"e_1_3_2_1_13_1","volume-title":"Magneto-resistive memory device including source line voltage generator","author":"Kim H.","year":"2013","unstructured":"H. Kim , S.K. Kang , D.H. SOHN, D.M. Kim , and K.C. Lee . Magneto-resistive memory device including source line voltage generator , 2013 . H. Kim, S.K. Kang, D.H. SOHN, D.M. Kim, and K.C. Lee. Magneto-resistive memory device including source line voltage generator, 2013."},{"key":"e_1_3_2_1_14_1","volume-title":"System Including the Same and Method of Reading Data in the Same","author":"Oh H.R.","year":"2014","unstructured":"H.R. Oh . Resistive Memory Device , System Including the Same and Method of Reading Data in the Same , 2014 . H.R. Oh. Resistive Memory Device, System Including the Same and Method of Reading Data in the Same, 2014."},{"key":"e_1_3_2_1_15_1","volume-title":"Magnetic Random Access Memory","author":"Kim C.","year":"2013","unstructured":"C. Kim , D. Kang , H. Kim , C.W. Park , D.H. SOHN, Y.S. Lee , S. Kang , H.R. Oh , and S. Cha . Magnetic Random Access Memory , 2013 . C. Kim, D. Kang, H. Kim, C.W. Park, D.H. SOHN, Y.S. Lee, S. Kang, H.R. Oh, and S. Cha. Magnetic Random Access Memory, 2013."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2370735"},{"key":"e_1_3_2_1_17_1","first-page":"217","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Riera M.","year":"2016","unstructured":"M. Riera , R. Canal , J. Abella , and A. Gonzalez . A detailed methodology to compute soft error rates in advanced technologies. In 2016 Design , Automation Test in Europe Conference Exhibition (DATE) , pages 217 -- 222 , March 2016 . M. Riera, R. Canal, J. Abella, and A. Gonzalez. A detailed methodology to compute soft error rates in advanced technologies. In 2016 Design, Automation Test in Europe Conference Exhibition (DATE), pages 217--222, March 2016."},{"key":"e_1_3_2_1_18_1","volume-title":"Case Study: SpriteSat (Rising) Satellite. https:\/\/www.everspin.com\/aerospace","author":"Technologies Everspin","year":"2018","unstructured":"Everspin Technologies , Inc . Case Study: SpriteSat (Rising) Satellite. https:\/\/www.everspin.com\/aerospace , 2018 . Everspin Technologies, Inc. Case Study: SpriteSat (Rising) Satellite. https:\/\/www.everspin.com\/aerospace, 2018."},{"key":"e_1_3_2_1_19_1","unstructured":"Everspin Technologies Inc. Automotive.  Everspin Technologies Inc. Automotive."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132416"},{"key":"e_1_3_2_1_21_1","unstructured":"SoCLib. - 2003-2012. http:\/\/www.soclib.fr\/trac\/dev.  SoCLib. - 2003-2012. http:\/\/www.soclib.fr\/trac\/dev."},{"key":"e_1_3_2_1_22_1","unstructured":"L. Fossati M. Zulianello F. J. Cazorla J. Jalle J. Abella. Validating a timing simulator for the ngmp multicore processor. In 2016 DASIA.  L. Fossati M. Zulianello F. J. Cazorla J. Jalle J. Abella. Validating a timing simulator for the ngmp multicore processor. In 2016 DASIA."},{"key":"e_1_3_2_1_23_1","unstructured":"Cobham Gaisler. GR-CPCI-LEON4-N2X Quad-Core LEON4 Next Generation Microprocessor Evaluation Board. http:\/\/www.gaisler.com\/index.php\/products\/boards\/gr-cpci-leon4-n2x.  Cobham Gaisler. GR-CPCI-LEON4-N2X Quad-Core LEON4 Next Generation Microprocessor Evaluation Board . http:\/\/www.gaisler.com\/index.php\/products\/boards\/gr-cpci-leon4-n2x."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_25_1","unstructured":"Micron Technology Inc. Automotive DDR2 SDRAM 2011.  Micron Technology Inc. Automotive DDR2 SDRAM 2011."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2015.7185039"},{"key":"e_1_3_2_1_27_1","unstructured":"Reinhard Wilhelm Jakob Engblom Andreas Ermedahl Niklas Holsti Stephan Thesing David Whalley Guillem Bernat Christian Ferdinand Reinhold Heckmann Tulika Mitra Frank Mueller Isabelle Puaut Peter Puschner Jan Staschulat and Per Stenstr\u00f6m. The worst-case execution-time problem---overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst.  Reinhard Wilhelm Jakob Engblom Andreas Ermedahl Niklas Holsti Stephan Thesing David Whalley Guillem Bernat Christian Ferdinand Reinhold Heckmann Tulika Mitra Frank Mueller Isabelle Puaut Peter Puschner Jan Staschulat and Per Stenstr\u00f6m. The worst-case execution-time problem---overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88479-8_30"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEUS.2005.12"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.21"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3301283"},{"key":"e_1_3_2_1_32_1","volume-title":"DATE","author":"F. Wartel","year":"2015","unstructured":"F. Wartel et al. Timing analysis of an avionics case study on complex hardware\/software platforms . In DATE , 2015 . F. Wartel et al. Timing analysis of an avionics case study on complex hardware\/software platforms. In DATE, 2015."},{"key":"e_1_3_2_1_33_1","volume-title":"DATE","author":"M. Fernandez","year":"2017","unstructured":"M. Fernandez et al. Probabilistic timing analysis on time-randomized platforms for the space domain . In DATE , 2017 . M. Fernandez et al. Probabilistic timing analysis on time-randomized platforms for the space domain. In DATE, 2017."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2013.6622975"},{"key":"e_1_3_2_1_35_1","unstructured":"Cobham Gaisler. LEON3 Processor (Probabilistic platform). http:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3.  Cobham Gaisler. LEON3 Processor (Probabilistic platform). http:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.132"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967078"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3065924"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.07.014"},{"key":"e_1_3_2_1_40_1","unstructured":"Francisco J.\n      Cazorla Tullio\n      Vardanega Eduardo\n      Qui\u00f1ones and \n      Jaume\n      Abella\n    .\n  Upper-bounding Program Execution Time with Extreme Value Theory\n  . In Claire Maiza editor 13th International Workshop on Worst-Case Execution Time Analysis volume \n  30\n   of \n  OpenAccess Series in Informatics (OASIcs) pages \n  64\n  --\n  76 Dagstuhl Germany 2013\n  . Schloss Dagstuhl--Leibniz-Zentrum fuer \n  Informatik\n  .  Francisco J. Cazorla Tullio Vardanega Eduardo Qui\u00f1ones and Jaume Abella. Upper-bounding Program Execution Time with Extreme Value Theory. In Claire Maiza editor 13th International Workshop on Worst-Case Execution Time Analysis volume 30 of OpenAccess Series in Informatics (OASIcs) pages 64--76 Dagstuhl Germany 2013. Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1142\/p191"},{"key":"e_1_3_2_1_42_1","volume-title":"Software Considerations in Airborne Systems and Equipment Certification","author":"RTCA","year":"1992","unstructured":"RTCA and EUROCAE. DO-178B \/ ED-12B , Software Considerations in Airborne Systems and Equipment Certification , 1992 . RTCA and EUROCAE. DO-178B \/ ED-12B, Software Considerations in Airborne Systems and Equipment Certification, 1992."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822350"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_2_1_47_1","volume-title":"Data Intensive Applications. In IEEE International Conference on Cluster Computing (CLUSTER)","author":"Suresh A.","year":"2014","unstructured":"A. Suresh , P. Cicotti , and L. Carrington . Evaluation of Emerging Memory Technologies for HPC , Data Intensive Applications. In IEEE International Conference on Cluster Computing (CLUSTER) , 2014 . A. Suresh, P. Cicotti, and L. Carrington. Evaluation of Emerging Memory Technologies for HPC, Data Intensive Applications. In IEEE International Conference on Cluster Computing (CLUSTER), 2014."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989082"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427985"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627610"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2084101"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357531","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357531"}},"subtitle":["performance and WCET implications"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":52,"alternative-id":["10.1145\/3357526.3357531","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357531","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}