{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:26:51Z","timestamp":1766298411839,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357533","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"85-100","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Compression with multi-ECC"],"prefix":"10.1145","author":[{"given":"Irina","family":"Alam","sequence":"first","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Saptadeep","family":"Pal","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"e_1_3_2_1_2_1","volume-title":"Asymmetric and Symmetric Subsystem BCH Codes and Beyond. (04","author":"Ahmed Salah Aly","year":"2008","unstructured":"Salah Aly Ahmed . 2008. Asymmetric and Symmetric Subsystem BCH Codes and Beyond. (04 2008 ). Salah Aly Ahmed. 2008. Asymmetric and Symmetric Subsystem BCH Codes and Beyond. (04 2008)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.195"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008569"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"e_1_3_2_1_7_1","volume-title":"Triple-Error-Correcting BCH-Like Codes. CoRR abs\/0901.1827","author":"Bracken Carl","year":"2009","unstructured":"Carl Bracken and Tor Helleseth . 2009. Triple-Error-Correcting BCH-Like Codes. CoRR abs\/0901.1827 ( 2009 ). arXiv:0901.1827 http:\/\/arxiv.org\/abs\/0901.1827 Carl Bracken and Tor Helleseth. 2009. Triple-Error-Correcting BCH-Like Codes. CoRR abs\/0901.1827 (2009). arXiv:0901.1827 http:\/\/arxiv.org\/abs\/0901.1827"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657054"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2012.11"},{"key":"e_1_3_2_1_13_1","unstructured":"Everspin. 2019. Embedded MRAM. https:\/\/www.everspin.com\/everspin-embedded-mram  Everspin. 2019. Embedded MRAM. https:\/\/www.everspin.com\/everspin-embedded-mram"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_15_1","first-page":"1","article-title":"Memory Resiliency","volume":"17","year":"2013","unstructured":"Intel. 2013 . Memory Resiliency . Technology Journal 17 , 1 (May 2013). Intel. 2013. Memory Resiliency. Technology Journal 17, 1 (May 2013).","journal-title":"Technology Journal"},{"key":"e_1_3_2_1_16_1","volume-title":"Wang","author":"Jacob Bruce","year":"2008","unstructured":"Bruce Jacob , Spencer W. Ng , and David T . Wang . 2008 . Memory Systems : Cache, DRAM, Disk . Bruce Jacob, Spencer W. Ng, and David T. Wang. 2008. Memory Systems: Cache, DRAM, Disk."},{"key":"e_1_3_2_1_17_1","unstructured":"Myoungsoo Jung Youngbin Jin and Mustafa Shihab. 2014. Area Power and Latency Considerations of STT-MRAM to Substitute for Main Memory. In The Memory Forum.  Myoungsoo Jung Youngbin Jin and Mustafa Shihab. 2014. Area Power and Latency Considerations of STT-MRAM to Substitute for Main Memory. In The Memory Forum."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676056"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373503"},{"volume-title":"Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 329--340","author":"Kim J.","key":"e_1_3_2_1_20_1","unstructured":"J. Kim , M. Sullivan , E. Choukse , and M. Erez . 2016 . Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 329--340 . J. Kim, M. Sullivan, E. Choukse, and M. Erez. 2016. Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 329--340."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807659"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894366"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401649"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2159262"},{"key":"e_1_3_2_1_26_1","unstructured":"Micron. 2019. DDR4 SDRAM. https:\/\/www.micron.com\/~\/media\/documents\/products\/data-sheet\/dram\/ddr4\/4gb_ddr4_sdram.pdf.  Micron. 2019. DDR4 SDRAM. https:\/\/www.micron.com\/~\/media\/documents\/products\/data-sheet\/dram\/ddr4\/4gb_ddr4_sdram.pdf."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"e_1_3_2_1_28_1","first-page":"1","article-title":"Addressing Read-disturbance Issue in STT-RAM by Data Compression and Selective Duplication","volume":"99","author":"Mittal S.","year":"2017","unstructured":"S. Mittal , J. S. Vetter , and L. Jiang . 2017 . Addressing Read-disturbance Issue in STT-RAM by Data Compression and Selective Duplication . IEEE Computer Architecture Letters PP , 99 (2017), 1 -- 1 . S. Mittal, J. S. Vetter, and L. Jiang. 2017. Addressing Read-disturbance Issue in STT-RAM by Data Compression and Selective Duplication. IEEE Computer Architecture Letters PP, 99 (2017), 1--1.","journal-title":"IEEE Computer Architecture Letters PP"},{"volume-title":"2013 Symposium on VLSI Technology. C108--C109","author":"Noguchi H.","key":"e_1_3_2_1_29_1","unstructured":"H. Noguchi , K. Kushida , K. Ikegami , K. Abe , E. Kitagawa , S. Kashiwada , C. Kamata , A. Kawasumi , H. Hara , and S. Fujita . 2013. A 250-MHz 256b-I\/O 1-Mb STT-MRAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors . In 2013 Symposium on VLSI Technology. C108--C109 . H. Noguchi, K. Kushida, K. Ikegami, K. Abe, E. Kitagawa, S. Kashiwada, C. Kamata, A. Kawasumi,H. Hara, and S. Fujita. 2013. A 250-MHz 256b-I\/O 1-Mb STT-MRAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors. In 2013 Symposium on VLSI Technology. C108--C109."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750377"},{"volume-title":"21st International Conference on Parallel Architectures and Compilation Techniques (PACT). 377--388","author":"Pekhimenko G.","key":"e_1_3_2_1_31_1","unstructured":"G. Pekhimenko , V. Seshadri , O. Mutlu , M. A. Kozuch , P. B. Gibbons , and T. C. Mowry . 2012. Base-delta-immediate compression: Practical data compression for on-chip caches . In 21st International Conference on Parallel Architectures and Compilation Techniques (PACT). 377--388 . G. Pekhimenko, V. Seshadri, O. Mutlu, M. A. Kozuch, P. B. Gibbons, and T. C. Mowry. 2012. Base-delta-immediate compression: Practical data compression for on-chip caches. In 21st International Conference on Parallel Architectures and Compilation Techniques (PACT). 377--388."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623037"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA). 440--451","author":"Seong Nak Hee","key":"e_1_3_2_1_35_1","unstructured":"Nak Hee Seong , Sungkap Yeo , and Hsien-Hsin S. Lee . 2013. Tri-level-cell Phase Change Memory: Toward an Efficient and Reliable Memory System . In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA). 440--451 . Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. 2013. Tri-level-cell Phase Change Memory: Toward an Efficient and Reliable Memory System. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA). 440--451."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998174"},{"volume-title":"Symposium on VLSI Circuits (VLSI Circuits). T106--T107","author":"Sills S.","key":"e_1_3_2_1_37_1","unstructured":"S. Sills , S. Yasuda , A. Calderoni , C. Cardon , J. Strand , K. Aratani , and N. Ramaswamy . 2015. Challenges for High-Density 16Gb ReRAM with 27nm Technology . In Symposium on VLSI Circuits (VLSI Circuits). T106--T107 . S. Sills, S. Yasuda, A. Calderoni, C. Cardon, J. Strand, K. Aratani, and N. Ramaswamy. 2015. Challenges for High-Density 16Gb ReRAM with 27nm Technology. In Symposium on VLSI Circuits (VLSI Circuits). T106--T107."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703351"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608357"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547681"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2631544"},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE). 762--767","author":"Wang X.","key":"e_1_3_2_1_45_1","unstructured":"X. Wang , M. Mao , E. Eken , W. Wen , H. Li , and Y. Chen . 2016. Sliding Basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache. In 2016 Design , Automation Test in Europe Conference Exhibition (DATE). 762--767 . X. Wang, M. Mao, E. Eken, W. Wen, H. Li, and Y. Chen. 2016. Sliding Basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache. In 2016 Design, Automation Test in Europe Conference Exhibition (DATE). 762--767."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662444"},{"volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8.","author":"Wen W.","key":"e_1_3_2_1_47_1","unstructured":"W. Wen , M. Mao , X. Zhu , S. H. Kang , D. Wang , and Y. Chen . 2013. CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors . In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8. W. Wen, M. Mao, X. Zhu, S. H. Kang, D. Wang, and Y. Chen. 2013. CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168937"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2005.855346"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176695"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357533","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357533"}},"subtitle":["enhanced error resiliency for magnetic memories"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":51,"alternative-id":["10.1145\/3357526.3357533","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357533","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}