{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:35Z","timestamp":1750220855313,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357534","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"363-372","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["LLAMA - automatic memory allocations"],"prefix":"10.1145","author":[{"given":"Derrick","family":"Greenspan","sequence":"first","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Arimoto A. High-density scalable twin transistor ram (ttram) with verify control for soi platform memory ips nov. 2007. Solid-State Circuits.  Arimoto A. High-density scalable twin transistor ram (ttram) with verify control for soi platform memory ips nov. 2007. Solid-State Circuits.","DOI":"10.1109\/JSSC.2007.907185"},{"key":"e_1_3_2_1_2_1","unstructured":"Arthur Lattner C. Llvm: An infrastructure for multi-stage optimization.  Arthur Lattner C. Llvm: An infrastructure for multi-stage optimization."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132422"},{"key":"e_1_3_2_1_4_1","unstructured":"Branscombe M. How intel's new optane persistent memory will change your data center June 2018.  Branscombe M. How intel's new optane persistent memory will change your data center June 2018."},{"key":"e_1_3_2_1_5_1","unstructured":"Ceruzzi P. E. Paul E. etal A history of modern computing. MIT press 2003.  Ceruzzi P. E. Paul E. et al. A history of modern computing. MIT press 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989119"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2010.5551975"},{"volume-title":"Inc.","year":"1993","author":"Feldman J. M.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989117"},{"volume-title":"Addison-Wesley","year":"1997","author":"Heuring V. P.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345229"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2008.4785688"},{"volume-title":"Morgan Kaufmann","year":"2010","author":"Jacob B.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240426"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818976"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2016.007"},{"key":"e_1_3_2_1_17_1","unstructured":"Kurinec S. K. and Iniewski K. Nanoscale semiconductor memories: Technology and applications. CRC press 2014.  Kurinec S. K. and Iniewski K. Nanoscale semiconductor memories: Technology and applications. CRC press 2014."},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"The BSD conference","author":"Lattner C.","year":"2008"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_21_1","first-page":"1","article-title":"-Y. Overview of emerging non-volatile memory technologies","volume":"9","author":"Meena J.","journal-title":"Nanoscale Research Letters"},{"volume-title":"Inc.","year":"1976","author":"Middelhoek S.","key":"e_1_3_2_1_22_1"},{"volume-title":"NM (United States)","year":"2015","author":"Moore B.","key":"e_1_3_2_1_23_1"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485929"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2017.00090"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419103"},{"volume-title":"McGraw-Hill","year":"1971","author":"Riley W. B.","key":"e_1_3_2_1_27_1"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2009.5318734"},{"key":"e_1_3_2_1_31_1","first-page":"34","article-title":"Persistent memory programming. Log","volume":"42","author":"Rudoff A","year":"2017","journal-title":"The Usenix Magazine"},{"key":"e_1_3_2_1_32_1","unstructured":"Sampson A. Llvm for grad students August 2015.  Sampson A. Llvm for grad students August 2015."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/Co-HPC.2014.5"},{"key":"e_1_3_2_1_34_1","unstructured":"Steve Swanson. A Vision of Persistence Jul 2018.  Steve Swanson. A Vision of Persistence Jul 2018."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2016.01.007"},{"volume-title":"PHYSOR 2014 - The Role of Reactor Physics toward a Sustainable Future (Kyoto).","author":"Tramm J. R.","key":"e_1_3_2_1_36_1"},{"key":"e_1_3_2_1_37_1","unstructured":"Venkataraman S. Tolia N. Ranganathan P. and Campbell R. Consistent and durable data structures for non-volatile byte-addressable memory. pp. 61--75.  Venkataraman S. Tolia N. Ranganathan P. and Campbell R. Consistent and durable data structures for non-volatile byte-addressable memory. pp. 61--75."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Voskuilen G. Frank M. Hammond S. and Rodrigues A. Evaluating the opportunities for multi-level memory--an asc 2016 l2 milestone. Sandia Report (2016).  Voskuilen G. Frank M. Hammond S. and Rodrigues A. Evaluating the opportunities for multi-level memory--an asc 2016 l2 milestone. Sandia Report (2016).","DOI":"10.2172\/1562218"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357534","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357534"}},"subtitle":["an LLVM pass and library for automatically determining memory allocations"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":38,"alternative-id":["10.1145\/3357526.3357534","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357534","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}