{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:13:40Z","timestamp":1758892420550,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"the Provincial Natural Science Foundation of Jiangsu Province","award":["BK20181141"],"award-info":[{"award-number":["BK20181141"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357535","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"451-458","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["RRS cache"],"prefix":"10.1145","author":[{"given":"Xiaojing","family":"Shang","sequence":"first","affiliation":[{"name":"Southeast University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Ling","sequence":"additional","affiliation":[{"name":"Southeast University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shan","family":"Shen","sequence":"additional","affiliation":[{"name":"Southeast University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianxiang","family":"Shao","sequence":"additional","affiliation":[{"name":"Southeast University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"Southeast University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Calhoun B H Chandrakasan A P. A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation[J]. IEEE journal of solid-state circuits 2007 42(3): 680--688.  Calhoun B H Chandrakasan A P. A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation[J]. IEEE journal of solid-state circuits 2007 42(3): 680--688.","DOI":"10.1109\/JSSC.2006.891726"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"volume-title":"ACM","author":"Chishti Z","key":"e_1_3_2_1_5_1"},{"volume-title":"ACM","author":"Abella J","key":"e_1_3_2_1_6_1"},{"issue":"10","key":"e_1_3_2_1_7_1","first-page":"969","article-title":"Zero-Counting and Adaptive-Latency Cache Using a Voltage-Guardband Breakthrough for Energy-Efficient Operations[J]","volume":"63","author":"Wang P H","year":"2016","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"e_1_3_2_1_8_1","first-page":"119","article-title":"Improving multi-core performance using mixed-cell cache architecture[C]\/\/2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","volume":"2013","author":"Khan S M","journal-title":"IEEE"},{"key":"e_1_3_2_1_9_1","first-page":"310","article-title":"17.3 a reconfigurable dual-port memory with error detection and correction in 28nm fdsoi[C]\/\/2016 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"2016","author":"Khayatzadeh M","journal-title":"IEEE"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2837862"},{"volume-title":"SPEC CPU2006 benchmark descriptions[J]. ACM SIGARCH Computer Architecture News","year":"2006","author":"Henning J L","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"ACM","author":"Yan C","key":"e_1_3_2_1_13_1"},{"volume-title":"ACM","author":"Siddique N A","key":"e_1_3_2_1_14_1"},{"volume-title":"Morgan Kaufmann","year":"1998","author":"Handy J.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479585"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.09.001"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357535","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357535"}},"subtitle":["a low voltage cache based on timing speculation SRAM with a reuse-aware cacheline remapping mechanism"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":17,"alternative-id":["10.1145\/3357526.3357535","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357535","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}