{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T18:09:02Z","timestamp":1758823742167,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":70,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1619140, CCF-1617954"],"award-info":[{"award-number":["CCF-1619140, CCF-1617954"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["17-SC-20-SC"],"award-info":[{"award-number":["17-SC-20-SC"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357537","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"383-395","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Evaluating the effectiveness of program data features for guiding memory management"],"prefix":"10.1145","author":[{"given":"T. Chad","family":"Effler","sequence":"first","affiliation":[{"name":"University of Tennessee"}]},{"given":"Brandon","family":"Kammerdiener","sequence":"additional","affiliation":[{"name":"University of Tennessee"}]},{"given":"Michael R.","family":"Jantz","sequence":"additional","affiliation":[{"name":"University of Tennessee"}]},{"given":"Saikat","family":"Sengupta","sequence":"additional","affiliation":[{"name":"University of Kansas"}]},{"given":"Prasad A.","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"University of Kansas"}]},{"given":"Kshitij A.","family":"Doshi","sequence":"additional","affiliation":[{"name":"Intel\u00ae Corporation"}]},{"given":"Terry","family":"Jones","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. mbind - set memory policy for a memory range Linux Programmer's Manual. http:\/\/man7.org\/linux\/man-pages\/man2\/mbind.2.html  [n.d.]. mbind - set memory policy for a memory range Linux Programmer's Manual. http:\/\/man7.org\/linux\/man-pages\/man2\/mbind.2.html"},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. pagemap from the userspace perspective. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/pagemap.txt  [n.d.]. pagemap from the userspace perspective. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/pagemap.txt"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1753228.1753233"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694381"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192392"},{"key":"e_1_3_2_1_6_1","unstructured":"AMD. 2016. High Bandwidth Memory (HBM) Reinventing Memory Technology. https:\/\/www.amd.com\/Documents\/High-Bandwidth-Memory-HBM.pdf.  AMD. 2016. High Bandwidth Memory (HBM) Reinventing Memory Technology. https:\/\/www.amd.com\/Documents\/High-Bandwidth-Memory-HBM.pdf."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265925"},{"key":"e_1_3_2_1_8_1","unstructured":"Paul Berube. 2012. University of Alberta Methodologies for Many-input Feedback-directed Optimization.  Paul Berube. 2012. University of Alberta Methodologies for Many-input Feedback-directed Optimization."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/504282.504307"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555670.2466482"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/291006.291036"},{"key":"e_1_3_2_1_12_1","unstructured":"Christopher Cantalupo Vishwanath Venkatesan and Jeff R Hammond. 2015. User extensible heap manager for heterogeneous memory platforms and mixed memory policies. (2015).  Christopher Cantalupo Vishwanath Venkatesan and Jeff R Hammond. 2015. User extensible heap manager for heterogeneous memory platforms and mixed memory policies. (2015)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277718"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1029873.1029884"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1134011"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_17_1","unstructured":"Hybrid Memory Cube Consortium. 2014. HMC Specification 2.1.  Hybrid Memory Cube Consortium. 2014. HMC Specification 2.1."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corporation. 2009. Technologies for Measuring Software Performance: VTune Analyzers. accessed from http:\/\/software.intel.com\/en-us\/articles\/intel-vtune-performance-analyzer-white-papers\/.  Intel Corporation. 2009. Technologies for Measuring Software Performance: VTune Analyzers. accessed from http:\/\/software.intel.com\/en-us\/articles\/intel-vtune-performance-analyzer-white-papers\/."},{"key":"e_1_3_2_1_19_1","unstructured":"Ian Cutress and Billy Tallis. 2016. Intel Launches Optane DIMMs Up To 512GB: Apache Pass Is Here! https:\/\/www.anandtech.com\/show\/12828\/intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here.  Ian Cutress and Billy Tallis. 2016. Intel Launches Optane DIMMs Up To 512GB: Apache Pass Is Here! https:\/\/www.anandtech.com\/show\/12828\/intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451157"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238018"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901344"},{"volume-title":"LNCS International Conference on Architecture of Computing Systems (ARCS\u00e2\u0102Ź18)","author":"Effler T. Chad","key":"e_1_3_2_1_23_1","unstructured":"T. Chad Effler , Adam P. Howard , Tong Zhou , Michael R. Jantz , Kshitij A. Doshi , and Prasad A. Kulkarni . 2018. On Automated Feedback-Driven Data Placement in Hybrid Memories .. In LNCS International Conference on Architecture of Computing Systems (ARCS\u00e2\u0102Ź18) . T. Chad Effler, Adam P. Howard, Tong Zhou, Michael R. Jantz, Kshitij A. Doshi, and Prasad A. Kulkarni. 2018. On Automated Feedback-Driven Data Placement in Hybrid Memories.. In LNCS International Conference on Architecture of Computing Systems (ARCS\u00e2\u0102Ź18)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908090"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028976.1028999"},{"key":"e_1_3_2_1_26_1","volume-title":"2015 USENIX Annual Technical Conference (USENIX ATC 15)","author":"Guo Rentong","year":"2015","unstructured":"Rentong Guo , Xiaofei Liao , Hai Jin , Jianhui Yue , and Guang Tan . 2015 . Night-Watch: integrating lightweight and transparent cache pollution control into dynamic memory allocation systems . In 2015 USENIX Annual Technical Conference (USENIX ATC 15) . 307--318. Rentong Guo, Xiaofei Liao, Hai Jin, Jianhui Yue, and Guang Tan. 2015. Night-Watch: integrating lightweight and transparent cache pollution control into dynamic memory allocation systems. In 2015 USENIX Annual Technical Conference (USENIX ATC 15). 307--318."},{"volume-title":"Proceedings of the 19th Annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications (OOPSLA '04)","author":"Samuel","key":"e_1_3_2_1_27_1","unstructured":"Samuel Z. Guyer and Kathryn S. McKinley. 2004. Finding Your Cronies: Static Analysis for Dynamic Object Colocation . In Proceedings of the 19th Annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications (OOPSLA '04) . 237--250. Samuel Z. Guyer and Kathryn S. McKinley. 2004. Finding Your Cronies: Static Analysis for Dynamic Object Colocation. In Proceedings of the 19th Annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications (OOPSLA '04). 237--250."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254915"},{"volume-title":"ISPASS '04: Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software. IEEE Computer Society","author":"Wei","key":"e_1_3_2_1_29_1","unstructured":"Wei huang, W. Srisa-an, and J. M. Chang . 2004. Dynamic pretenuring schemes for generational garbage collection . In ISPASS '04: Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software. IEEE Computer Society , Washington, DC, USA, 133--140. Wei huang, W. Srisa-an, and J. M. Chang. 2004. Dynamic pretenuring schemes for generational garbage collection. In ISPASS '04: Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software. IEEE Computer Society, Washington, DC, USA, 133--140."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028976.1028983"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.29"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1640089.1640100"},{"key":"e_1_3_2_1_33_1","unstructured":"Intel. 2016. 3D XPoint. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/3d-xpoint-unveiled-video.html.  Intel. 2016. 3D XPoint. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/3d-xpoint-unveiled-video.html."},{"key":"e_1_3_2_1_34_1","volume-title":"Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson.","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz , Jian Yang , Lu Zhang , Juno Kim , Xiao Liu , Amirsaman Memaripour , Yun Joon Soh , Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019 . Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. CoRR abs\/1903.05714 (2019). arXiv:1903.05714 http:\/\/arxiv.org\/abs\/1903.05714 Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019. Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. CoRR abs\/1903.05714 (2019). arXiv:1903.05714 http:\/\/arxiv.org\/abs\/1903.05714"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3008661"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2814270.2814322"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/1759937.1759954"},{"key":"e_1_3_2_1_38_1","volume-title":"A NUMA API for Linux. SUSE Labs white paper (August","author":"Kleen A.","year":"2004","unstructured":"A. Kleen . 2004. A NUMA API for Linux. SUSE Labs white paper (August 2004 ). A. Kleen. 2004. A NUMA API for Linux. SUSE Labs white paper (August 2004)."},{"key":"e_1_3_2_1_39_1","unstructured":"Andi Kleen. 2016. An introduction to last branch records. https:\/\/lwn.net\/Articles\/680985\/  Andi Kleen. 2016. An introduction to last branch records. https:\/\/lwn.net\/Articles\/680985\/"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065027"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.35"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872363"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806618"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.26"},{"key":"e_1_3_2_1_46_1","unstructured":"NVIDIA. 2016. GP100 Pascal Whitepaper. https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf.  NVIDIA. 2016. GP100 Pascal Whitepaper. https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3196886"},{"key":"e_1_3_2_1_48_1","volume-title":"MemBrain: Automated Application Guidance for Hybrid Memory Systems. In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 1--10","author":"Olson M Ben","year":"2018","unstructured":"M Ben Olson , Tong Zhou , Michael R Jantz , Kshitij A Doshi , M Graham Lopez , and Oscar Hernandez . 2018 . MemBrain: Automated Application Guidance for Hybrid Memory Systems. In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 1--10 . M Ben Olson, Tong Zhou, Michael R Jantz, Kshitij A Doshi, M Graham Lopez, and Oscar Hernandez. 2018. MemBrain: Automated Application Guidance for Hybrid Memory Systems. In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 1--10."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3092255.3092273"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/291006.291012"},{"volume-title":"Automating the Application Data Placement in Hybrid Memory Systems. In 2017 IEEE International Conference on Cluster Computing (CLUSTER).","author":"Servat H.","key":"e_1_3_2_1_51_1","unstructured":"H. Servat , A. J. Pe\u00c3\u015ba , G. Llort , E. Mercadal , H. Hoppe , and J. Labarta . 2017 . Automating the Application Data Placement in Hybrid Memory Systems. In 2017 IEEE International Conference on Cluster Computing (CLUSTER). H. Servat, A. J. Pe\u00c3\u015ba, G. Llort, E. Mercadal, H. Hoppe, and J. Labarta. 2017. Automating the Application Data Placement in Hybrid Memory Systems. In 2017 IEEE International Conference on Cluster Computing (CLUSTER)."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859657"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/582419.582422"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"e_1_3_2_1_57_1","volume-title":"SPEC CPU 2017","author":"SPEC.","year":"2017","unstructured":"SPEC. 2017 . SPEC CPU 2017 . https:\/\/www.spec.org\/cpu2017\/ SPEC. 2017. SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2011.70"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080214"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989116"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078633.3081037"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.37"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772969"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086705"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126923"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750401"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70592-5_14"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356083"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302516.3307351"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357537","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357537","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357537"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":70,"alternative-id":["10.1145\/3357526.3357537","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357537","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}