{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:34Z","timestamp":1750220854758,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357540","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"373-382","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["FAPS-3D"],"prefix":"10.1145","author":[{"given":"Muhammad M.","family":"Rafique","sequence":"first","affiliation":[{"name":"University of Illinois at Chicago"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhichun","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Illinois at Chicago"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_2_1","unstructured":"Hybrid Memory Cube Specification 2.1. HMC Consortium November 2015.  Hybrid Memory Cube Specification 2.1. HMC Consortium November 2015."},{"key":"e_1_3_2_1_3_1","unstructured":"Micron. 8Gb DDR3 SDRAM: MT41K1G8 https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/datasheet\/dram\/ddr3\/8gb_ddr3l.pdf  Micron. 8Gb DDR3 SDRAM: MT41K1G8 https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/datasheet\/dram\/ddr3\/8gb_ddr3l.pdf"},{"volume-title":"PACT","year":"2013","author":"Kim G.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2420315"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"volume-title":"HotChips-23","year":"2011","author":"Pawlowski J. T.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","first-page":"70","volume-title":"HPCA-5","author":"Carter J.","year":"1999"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"N. Binkert B. Beckmann G. Black S. K. Reinhardt A. Saidi A. Basu J. Hestness D. R. Hower T. Krishna S. Sardashti R. Sen K. Sewell M. Shoaib N. Vaish M. D. Hill and D. A. Wood. The gem5 simulator. May 2011 ACM SIGARCH Computer Architecture News. http:\/\/www.gem5.org.  N. Binkert B. Beckmann G. Black S. K. Reinhardt A. Saidi A. Basu J. Hestness D. R. Hower T. Krishna S. Sardashti R. Sen K. Sewell M. Shoaib N. Vaish M. D. Hill and D. A. Wood. The gem5 simulator. May 2011 ACM SIGARCH Computer Architecture News. http:\/\/www.gem5.org.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"HPCA-16","author":"Kim Y.","year":"2010"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"e_1_3_2_1_18_1","first-page":"1317","volume-title":"DATE","author":"Azarkhish E.","year":"2015"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3225058.3225112"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_21_1","unstructured":"Standard Performance and Evaluation Corporation. https:\/\/www.spec.org\/  Standard Performance and Evaluation Corporation. https:\/\/www.spec.org\/"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"e_1_3_2_1_24_1","first-page":"343","volume-title":"MICRO-37","author":"Hur I.","year":"2004"},{"key":"e_1_3_2_1_25_1","first-page":"128","volume-title":"SAMOS","author":"Xu Y.","year":"2009"},{"key":"e_1_3_2_1_26_1","unstructured":"Hybrid Memory Cube Consortium. http:\/\/hybridmemorycube.org\/  Hybrid Memory Cube Consortium. http:\/\/hybridmemorycube.org\/"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_28_1","unstructured":"Intel Xeon Processor x5650.  Intel Xeon Processor x5650."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_10"},{"key":"e_1_3_2_1_30_1","first-page":"24","volume-title":"MICRO","author":"Kaseridis D.","year":"2011"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_32_1","unstructured":"K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn K. Goossens. DRAMPower: Open-source DRAM Power & Energy Estimation Tool.  K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn K. Goossens. DRAMPower: Open-source DRAM Power & Energy Estimation Tool."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004159"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2005.1630025"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989101"},{"key":"e_1_3_2_1_36_1","unstructured":"High-Bandwidth Memory https:\/\/www.amd.com\/system\/files\/documents\/high-bandwidth-memory-hbm.pdf  High-Bandwidth Memory https:\/\/www.amd.com\/system\/files\/documents\/high-bandwidth-memory-hbm.pdf"},{"key":"e_1_3_2_1_37_1","first-page":"3","volume-title":"MICRO","author":"Balasubramonian R.","year":"2007"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357540","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357540"}},"subtitle":["feedback-directed adaptive page management scheme for 3D-stacked DRAM"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":37,"alternative-id":["10.1145\/3357526.3357540","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357540","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}